Polyhedral Parallel Code Generation for CUDA - Inria - Institut national de recherche en sciences et technologies du numérique Accéder directement au contenu
Article Dans Une Revue ACM Transactions on Architecture and Code Optimization Année : 2013

Polyhedral Parallel Code Generation for CUDA

Résumé

This paper addresses the compilation of a sequential program for parallel execution on a modern GPU. To this end, we present a novel source-to-source compiler called PPCG. PPCG singles out for its ability to accelerate computations from any static control loop nest, generating multiple CUDA kernels when necessary. We introduce a multilevel tiling strategy and a code generation scheme for the parallelization and locality optimization of imperfectly nested loops, managing memory and exposing concurrency according to the constraints of modern GPUs. We evaluate our algorithms and tool on the entire PolyBench suite.

Dates et versions

hal-00786677 , version 1 (10-02-2013)

Identifiants

Citer

Sven Verdoolaege, Juan Carlos Juega, Albert Cohen, José Ignacio Gómez, Christian Tenllado, et al.. Polyhedral Parallel Code Generation for CUDA. ACM Transactions on Architecture and Code Optimization, 2013, 9 (4), pp.art. 54:1-23. ⟨10.1145/2400682.2400713⟩. ⟨hal-00786677⟩
536 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More