Programmable routers for efficient mapping of applications onto NoC-based MPSoCs

Manel Djemal 1 François Pêcheux 2 Dumitru Potop-Butucaru 1 Robert De Simone 1 Franck Wajsburt 2 Zhen Zhang 2
1 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
2 ALSOC - Architecture et Logiciels pour Systèmes Embarqués sur Puce
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : We extend the state-of-the-art DSPIN network-on-chip architecture by defining programmable NoC routers that can establish effective static scheduling and routing of data packets as demanded by the application. Router programs are the result of a general compilation process which targets the NoC and the computing cores altogether. The objective is to reduce NoC contentions, improving speed and timing predictability. We consider the range of applications of such an approach and provide results on two of them (a simple embedded controller and an FFT).
Type de document :
Communication dans un congrès
DASIP 2012 -Conference on Design and Architectures for Signal and Image Processing, Oct 2012, Karlsruhe, Germany. IEEE, pp.1-8, 2012, 〈http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6385370&tag=1〉
Liste complète des métadonnées

Littérature citée [17 références]  Voir  Masquer  Télécharger
https://hal.inria.fr/hal-00787497
Contributeur : Manel Djemal <>
Soumis le : mardi 12 février 2013 - 11:40:52
Dernière modification le : mardi 13 septembre 2016 - 01:05:23
Document(s) archivé(s) le : lundi 13 mai 2013 - 04:10:46

Fichier

PID2529925.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-00787497, version 1

Collections

INRIA | I3S | UPMC | LIP6 | UNICE

Citation

Manel Djemal, François Pêcheux, Dumitru Potop-Butucaru, Robert De Simone, Franck Wajsburt, et al.. Programmable routers for efficient mapping of applications onto NoC-based MPSoCs. DASIP 2012 -Conference on Design and Architectures for Signal and Image Processing, Oct 2012, Karlsruhe, Germany. IEEE, pp.1-8, 2012, 〈http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6385370&tag=1〉. 〈hal-00787497〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de
la notice

332

Téléchargements du document

377

Contact


archive-ouverte@inria.fr