B. Rountree, D. Lowenthal, B. Supinski, M. Schulz, V. Freeh et al., Adagio, Proceedings of the 23rd international conference on Conference on Supercomputing, ICS '09, pp.460-469, 2009.
DOI : 10.1145/1542275.1542340

N. Kappiah, V. Freeh, and D. Lowenthal, Just In Time Dynamic Voltage Scaling: Exploiting Inter-Node Slack to Save Energy in MPI Programs, ACM/IEEE SC 2005 Conference (SC'05), pp.12-18, 2005.
DOI : 10.1109/SC.2005.39

R. Kotla, A. Devgan, S. Ghiasi, T. Keller, and F. Rawson, Characterizing the impact of different memory-intensity levels, IEEE International Workshop on Workload Characterization, 2004. WWC-7. 2004, 2004.
DOI : 10.1109/WWC.2004.1437388

C. Isci, G. Contreras, and M. Martonosi, Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06), p.359370, 2006.
DOI : 10.1109/MICRO.2006.30

K. Choi, R. Soma, and M. Pedram, Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to onchip computation times, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst, vol.24, issue.1, p.1828, 2005.

M. Lim, V. Freeh, and D. Lowenthal, Adaptive, Transparent Frequency and Voltage Scaling of Communication Phases in MPI Programs, ACM/IEEE SC 2006 Conference (SC'06), pp.11-17, 2006.
DOI : 10.1109/SC.2006.11

G. L. Tsafack, L. Lefevre, J. M. Pierson, P. Stolf, and G. D. Costa, DNA-inspired Scheme for Building the Energy Profile of HPC Systems, proceedings of the First International Workshop on Energy-Efficient Data Centres, 2012.
URL : https://hal.archives-ouvertes.fr/hal-00748070

G. Contreras, Power prediction for intel xscale processors using performance moni-toring unit events, proceedings of the International symposium on Low power electronics and design (ISLPED, p.221226, 2005.

K. Singh, M. Bhadauria, and S. A. Mckee, Real time power estimation and thread scheduling via performance counters, ACM SIGARCH Computer Architecture News, vol.37, issue.2, p.4655, 2009.
DOI : 10.1145/1577129.1577137

O. Frederickson and R. S. Schreiber, The nas parallel benchmarks, International Journal of High Performance Computing Applications, vol.5, p.6373, 1991.

C. Isci and M. Martonosi, Identifying program power phase behavior using power vectors, 2003 IEEE International Conference on Communications (Cat. No.03CH37441), 2003.
DOI : 10.1109/WWC.2003.1249062
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.11.2756

T. Sherwood, E. Perelman, G. Hamerly, and B. Calder, Automatically Characterizing Large Scale Program Behavior, Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS X), pp.45-57, 2002.
DOI : 10.1145/605397.605403
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.118.6150

W. C. Skamarock, J. B. Klemp, J. Dudhia, D. Gill, D. Barker et al., A description of the Advanced Research WRF Version 2. NCAR Technical Note, p.468, 2005.