System level modeling methodology of NoC design from UML-MARTE to VHDL

Majdi Elhaji 1, 2, 3 Pierre Boulet 2, 4 Abdelkrim Zitouni 3 Samy Meftali 1, 2 Jean-Luc Dekeyser 1, 2 Rached Tourki 3
1 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
4 LIFL - DART/Émeraude
LIFL - Laboratoire d'Informatique Fondamentale de Lille
Abstract : The evolution of the semiconductor technology caters for the increase in the System-on-Chip (SoC) complexity. In particular, this complexity appears in the communication infrastructures like the Network-on-Chips (NoCs). However many complex SoCs are becoming increasingly hard to manage. In fact, the design space, which represents all the concepts that need to be explored during the SoC design, is becoming dramatically large and difficult to explore. In addition, the manipulation of SoCs at low levels, like the Register Transfer Level (RTL), is based on manual approaches. This has resulted in the increase of both time-to-market and the development costs. Thus, there is a need for developing some automated high level modeling environments for computer aided design in order to handle the design complexity and meet tight time-to-market requirements. The extension of the UML language called UML profile for MARTE (Modeling and Analysis of Real-Time and Embedded systems) allows the modeling of repetitive structures such as the NoC topologies which are based on specific concepts. This paper presents a new methodology for modeling concepts of NoC-based architectures, especially the modeling of topology of the interconnections with the help of the repetitive structure modeling (RSM) package of MARTE profile. This work deals with the ways of improving the effectiveness of the MARTE standard by clarifying and extending some notations in order to model complex NoC topologies. Our contribution includes a description of how these concepts may be mapped into VHDL. The generated code has been successfully evaluated and validated for several NoC topologies.
Type de document :
Article dans une revue
Design Automation for Embedded Systems, Springer Verlag, 2012, pp.1--27. 〈10.1007/s10617-012-9101-2〉
Liste complète des métadonnées

Littérature citée [34 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-00797601
Contributeur : Pierre Boulet <>
Soumis le : mercredi 6 mars 2013 - 16:42:30
Dernière modification le : jeudi 11 janvier 2018 - 06:24:24
Document(s) archivé(s) le : dimanche 2 avril 2017 - 09:56:13

Fichier

template.1.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Majdi Elhaji, Pierre Boulet, Abdelkrim Zitouni, Samy Meftali, Jean-Luc Dekeyser, et al.. System level modeling methodology of NoC design from UML-MARTE to VHDL. Design Automation for Embedded Systems, Springer Verlag, 2012, pp.1--27. 〈10.1007/s10617-012-9101-2〉. 〈hal-00797601〉

Partager

Métriques

Consultations de la notice

649

Téléchargements de fichiers

632