L. Benini, D. Micheli, and G. , Networks on chips: a new SoC paradigm, Computer, vol.35, issue.1, pp.70-78, 2002.
DOI : 10.1109/2.976921

W. Dally and B. Towles, Route packets, not wires: on-chip interconnection networks, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), pp.684-689, 2001.
DOI : 10.1109/DAC.2001.935594

M. Sgroi, M. Sheets, . Mihal, K. Keutzer, S. Malik et al., Addressing the system-ona-chip interconnect woes through communication-based design, Proceedings of the Design Automation Conference (DAC01), pp.70-78, 2001.

U. Ogras and R. Marculescu, Application-specific network-on-chip architecture customization via long-range link insertion, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005., pp.246-253, 2005.
DOI : 10.1109/ICCAD.2005.1560072

F. Moraes, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, vol.38, issue.1, pp.69-93, 2004.
DOI : 10.1016/j.vlsi.2004.03.003

M. Dall-'osso, Xpipes: A latency Insensitive Parameterized Network on Chip Architecture for Multi- Processors SoCs, Proceedings of international conference on Computer Design, pp.536-539, 2003.

F. Karim, A. Nguyen, S. Dey, and R. R. , On-chip communication architecture for OC-768 network processors, Proceedings of the 38th conference on Design automation , DAC '01, pp.678-683, 2001.
DOI : 10.1145/378239.379047

R. Holsmark and S. Kumar, Design issues and performance evaluation of mesh NoC with regions, 2005 NORCHIP, pp.40-43, 2005.
DOI : 10.1109/NORCHP.2005.1596984

A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Berg et al., Network on a Chip: An architecture for billion transistor era, Proceedings of NORCHIP Conference (NORCHIP00), pp.40-43, 2000.

A. Demeure, A. Lafage, E. Boutillon, D. Rozonelli, J. Dufourd et al., Array-OL : proposition d'un formalisme tableau pour le traitement de signal multi-dimensionnel, 1995.

C. Glita, D. Ph, and P. Boulet, ARRAY-OL with delays, a domain specific specification language for multidimensional intensive, Multidimensional Systems and Signal Processing, pp.105-131, 2010.

D. Team and L. Inria, Graphical array specification for parallel and distributed computing (Gaspard). https://gforge.inria. fr, 2008.

M. Elhaji, P. Boulet, A. Zitouni, R. Tourki, J. Dekeyser et al., Modeling Networks-on-Chip at System Level with the MARTE UML profile, Proceedings of the Model Based Engineering for Embedded Systems Design (M-BED2011), 2011.
URL : https://hal.archives-ouvertes.fr/inria-00569077

M. Zid, A. Zitouni, A. Baganne, and R. Tourki, Nouvelles architectures g??n??riques de NoC, Techniques et sciences informatiques, vol.28, issue.1, pp.101-133, 2009.
DOI : 10.3166/tsi.28.101-133

S. Murali, Designing Reliable and Efficient Networks on Chips, Lecture Notes in Electrical Engineering, vol.34, 2009.
DOI : 10.1007/978-1-4020-9757-7

R. Dafali, J. Diguet, S. Evain, Y. Eustache, and E. Juin, Spider CAD Tool: case study of NoC IP generation for FPGA, Proceedings of Design and Architectures for Signal and Image Processing (DASIP07), pp.457-460, 2007.

P. Moenner, L. Perraudeau, P. Quinton, S. Rajopadhye, and T. Risset, Generating regular arithmetic circuits with ALPHARD, 1996.

C. Michael and . Williamson, Synthesis of Parallel Hardware Implementations from Synchronous Dataflow Graph Specifications, Proceedings of the thirtieth Asilomar on Signals, Systems and Computers, pp.1340-1343, 1996.

S. Mathworks, S. Hdl-coder, D. Akehurst, W. Howells, and K. Mcdonald-maier, mathworks.com/products/slhdlcoder 25 Array OL Descriptions of Repetitive Structures in VHDL, Proceedings of the 4th European conference on Model Driven Architecture, pp.137-152, 2008.

L. Beux, S. Marquet, P. Dekeyser, and J. , Model driven engineering benefits for high level synthesis, INRIA Res. rep, vol.6615, 2008.
URL : https://hal.archives-ouvertes.fr/inria-00311300

R. Damasevicius and V. Stuikys, Application of UML for hardware design based on design process model, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753), pp.244-249, 2004.
DOI : 10.1109/ASPDAC.2004.1337574

M. Favre, Foundations of Model Driven Reverse Engineering : Models Episode I: Stories of The Fidus Papyrus and of The Solarus,Language Engineering for Model-Driven Software Development, p.13, 2005.

D. Bjorklund and J. Lilius, From UML Behavioral Descriptions to Efficient Synthesizable VHDL, Proceedings of the IEEE Norchip Conference, 2002.

T. Moreiral, M. Wehrmeister, C. Pereira, J. Ptin, and E. Levrat, Generating VHDL Source Code from UML Models of Embedded Systems, Proceedings of IFIP Advances in Information and Communication Technology, pp.125-136, 2010.

M. Rieder, R. Steiner, C. Berthouzoz, F. Corthay, and T. Sterren, Synthesized UML, a Practical Approach to Map UML to VHDL, Lecture Notes in Computer Science, vol.39, pp.203-217, 2006.
DOI : 10.1007/11751113_15

M. Coppola, R. Locatelli, G. Maruccia, L. Pieralisi, and A. Scandurra, Spidergon:a novel on-chip communication network, Proceedings of the International Symposium on system-on-chip, p.15, 2004.

A. Gamatié, L. Beux, S. Piel, E. , B. Atitallah et al., A Model-Driven Design Framework for Massively Parallel Embedded Systems, ACM Transactions on Embedded Computing Systems, vol.10, issue.4, pp.2-36, 2011.
DOI : 10.1145/2043662.2043663

P. Boulet, Formal semantics of Array-OL, a domain specific language for intensive multidimensional signal processing, INRIA Res. rep. RR, p.6467, 2008.
URL : https://hal.archives-ouvertes.fr/inria-00261178

A. Demeur and D. Gallo-y, An array approach for signal processing design, Proceedings of Sophia-Antipolis Conference on Micro-Electronics (SAME98), 1998.

O. Management, UML Profile for schedulability, performance, and time version 1.1. http://www.omg.org/technology/documents/formal/schedulability 38 Final adopted OMG SysML specification, OBJECT MANAGEMENT GROUP, pp.6-0504, 2005.

H. Yu, A. Gamatié, E. Rutten, and J. Dekeyser, Model Transformations from a Data Parallel Formalism Towards Synchronous Languages, Embedded Systems Specification and Design Languages, pp.183-198, 2008.
DOI : 10.1007/978-1-4020-8297-9_13
URL : https://hal.archives-ouvertes.fr/inria-00172302

J. Taillard, F. Guyomarch, and J. Dekeyser, A Graphical Framework for High Performance Computing Using An MDE Approach, 16th Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP 2008), pp.165-173, 2008.
DOI : 10.1109/PDP.2008.74

B. Atitalah, R. Piel, E. Niar, S. Marquet, P. Dekeyser et al., Multilevel MPSOC simulation using an MDE approach, 2007 IEEE International SOC Conference, pp.197-200, 2007.
DOI : 10.1109/SOCC.2007.4545457

I. Quadri, M. Elhaji, S. Meftali, and J. Dekeyser, From MARTE to Reconfigurable NoCs, Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication, 2010.
DOI : 10.4018/978-1-61520-807-4.ch006
URL : https://hal.archives-ouvertes.fr/inria-00525020