A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits

Smriti Joshi 1 Anne Lombardot 1 Marc Belleville 2 Edith Beigne 2 Stephane Girard 3
1 ST-CROLLES - STMicroelectronics [Crolles]
2 CEA-LETI - Laboratoire d'Electronique et des Technologies de l'Information
3 MISTIS - Modelling and Inference of Complex and Structured Stochastic Systems
Inria Grenoble - Rhône-Alpes, LJK - Laboratoire Jean Kuntzmann, INPG - Institut National Polytechnique de Grenoble
Abstract : A fast and accurate statistical method that estimates at gate level the leakage power consumption of CMOS digital circuits is demonstrated. Means, variances and correlations of logic gate leakages are extracted at library characterization step, and used for subsequent circuit statistical computation. In this paper, the methodology is applied to an eleven thousand cells ST test IP. The circuit leakage analysis computation time is 400 times faster than a single fast-Spice corner analysis, while providing coherent results.
Document type :
Conference papers
Liste complète des métadonnées

Cited literature [6 references]  Display  Hide  Download
https://hal.archives-ouvertes.fr/hal-00805478
Contributor : Stephane Girard <>
Submitted on : Thursday, March 28, 2013 - 8:59:56 AM
Last modification on : Monday, February 25, 2019 - 4:34:17 PM
Document(s) archivé(s) le : Saturday, June 29, 2013 - 4:02:23 AM

File

DATE2013.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00805478, version 1

Collections

INRIA | CEA | INSMI | LJK_PS | LJK | LJK_PS_MISTIS | UGA | DRT | LETI | CEA-GRE

Citation

Smriti Joshi, Anne Lombardot, Marc Belleville, Edith Beigne, Stephane Girard. A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits. DATE 2013 - Design, Automation and Test in Europe, Mar 2013, Grenoble, France. pp.1056-1057. ⟨hal-00805478⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

697

Files downloads

259

Contact


archive-ouverte@inria.fr