HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits

Abstract : A fast and accurate statistical method that estimates at gate level the leakage power consumption of CMOS digital circuits is demonstrated. Means, variances and correlations of logic gate leakages are extracted at library characterization step, and used for subsequent circuit statistical computation. In this paper, the methodology is applied to an eleven thousand cells ST test IP. The circuit leakage analysis computation time is 400 times faster than a single fast-Spice corner analysis, while providing coherent results.
Complete list of metadata

Cited literature [6 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00805478
Contributor : Stephane Girard Connect in order to contact the contributor
Submitted on : Thursday, March 28, 2013 - 8:59:56 AM
Last modification on : Thursday, January 20, 2022 - 5:30:16 PM
Long-term archiving on: : Saturday, June 29, 2013 - 4:02:23 AM

File

DATE2013.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Smriti Joshi, Anne Lombardot, Marc Belleville, Edith Beigné, Stéphane Girard. A gate level methodology for efficient statistical leakage estimation in complex 32nm circuits. DATE 2013 - Design, Automation and Test in Europe, Mar 2013, Grenoble, France. pp.1056-1057, ⟨10.7873/DATE.2013.221⟩. ⟨hal-00805478⟩

Share

Metrics

Record views

346

Files downloads

255