Modeling Timing Requirements in Problem Frames Using CCSL - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

Modeling Timing Requirements in Problem Frames Using CCSL

(1) , (1) , (2) , (3)
1
2
3

Abstract

As the embedded systems are becoming more and more complex, requirements engineering approaches are needed for modeling requirements, especially the timing requirements. Among various requirements engineering approaches, the Problem Frames(PF) approach is particularly useful in requirements modeling for the embedded systems due to the characteristic that PF pays special attention to the environment entities that will interact with the to-be software. However, no concern is given on timing requirements of PF at present. This paper studies how to add timing constraints on problem domains in PF. Our approach is to integrate the problem representation frame in PF with the timing representation mechanism of MARTE(Modeling and Analysis of Real Time and Embedded systems). A unified problem frame modeling process integrated with timing constraints is provided, and problem frame requirements with timing constraints expressed by MARTE/CCSL (Clock Constraint Specification Language) and clock construction operators are obtained.
Fichier principal
Vignette du fichier
Modeling_Timing_Requirements.pdf (310.51 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00809644 , version 1 (02-05-2019)

Identifiers

Cite

Chen Xiaohong, Jing Liu, Frédéric Mallet, Zhi Jin. Modeling Timing Requirements in Problem Frames Using CCSL. APSEC 2011 - 18th Asia Pacific Software Engineering Conference, Dec 2011, Ho Chi Minh, Vietnam. pp.381-388, ⟨10.1109/APSEC.2011.30⟩. ⟨hal-00809644⟩
244 View
103 Download

Altmetric

Share

Gmail Facebook Twitter LinkedIn More