Modeling Timing Requirements in Problem Frames Using CCSL

Chen Xiaohong Jing Liu 1 Frédéric Mallet 2 Zhi Jin
1 Software Engineering Institute
Software Engineering Institute [Shangaï]
2 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : As the embedded systems are becoming more and more complex, requirements engineering approaches are needed for modeling requirements, especially the timing requirements. Among various requirements engineering approaches, the Problem Frames(PF) approach is particularly useful in requirements modeling for the embedded systems due to the characteristic that PF pays special attention to the environment entities that will interact with the to-be software. However, no concern is given on timing requirements of PF at present. This paper studies how to add timing constraints on problem domains in PF. Our approach is to integrate the problem representation frame in PF with the timing representation mechanism of MARTE(Modeling and Analysis of Real Time and Embedded systems). A unified problem frame modeling process integrated with timing constraints is provided, and problem frame requirements with timing constraints expressed by MARTE/CCSL (Clock Constraint Specification Language) and clock construction operators are obtained.
Keywords : CCSL Problem Frames approach embedded systems requirements engineering timing requirements
Type de document :
Communication dans un congrès
Tran Dan Thu, Karl R. P. H. Leung. APSEC 2011 - 18th Asia Pacific Software Engineering Conference, Dec 2011, Ho Chi Minh, Vietnam. IEEE CS, pp.381-388, 2011, 〈10.1109/APSEC.2011.30〉
Liste complète des métadonnées
https://hal.inria.fr/hal-00809644
Contributeur : Frédéric Mallet <>
Soumis le : mardi 9 avril 2013 - 16:10:26
Dernière modification le : lundi 5 novembre 2018 - 15:36:03

Identifiants

Collections

INRIA | I3S | UNICE | UNIV-COTEDAZUR | INRIA-ROCQ

Citation

Chen Xiaohong, Jing Liu, Frédéric Mallet, Zhi Jin. Modeling Timing Requirements in Problem Frames Using CCSL. Tran Dan Thu, Karl R. P. H. Leung. APSEC 2011 - 18th Asia Pacific Software Engineering Conference, Dec 2011, Ho Chi Minh, Vietnam. IEEE CS, pp.381-388, 2011, 〈10.1109/APSEC.2011.30〉. 〈hal-00809644〉

Exporter

BibTeX TEI DC DCterms EndNote

Partager

Métriques

Consultations de la notice

341

Contact


archive-ouverte@inria.fr