Precise timing analysis for direct-mapped caches

Abstract : Safety-critical systems require guarantees on their worst-case execution times. This requires modelling of speculative hardware features such as caches that are tailored to improve the average-case performance, while ignoring the worst case, which complicates the Worst Case Execution Time (WCET) analysis problem. Existing approaches that precisely compute WCET suffer from state-space explosion. In this paper, we present a novel cache analysis technique for direct-mapped instruction caches with the same precision as the most precise techniques, while improving analysis time by up to 240 times. This improvement is achieved by analysing individual control points separately, and carrying out optimisations that are not possible with existing techniques.
Type de document :
Communication dans un congrès
Design Automaton Conference, DAC, Jun 2013, Austin, TX, United States. ACM, 2013, <10.1145/2463209.2488917>
Liste complète des métadonnées

https://hal.inria.fr/hal-00842368
Contributeur : Alain Girault <>
Soumis le : jeudi 11 juillet 2013 - 08:24:26
Dernière modification le : mercredi 14 décembre 2016 - 01:07:56
Document(s) archivé(s) le : mercredi 5 avril 2017 - 08:15:33

Fichier

andalam-dac13.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Sidharta Andalam, Roopak Sinha, Partha Roop, Alain Girault, Jan Reineke. Precise timing analysis for direct-mapped caches. Design Automaton Conference, DAC, Jun 2013, Austin, TX, United States. ACM, 2013, <10.1145/2463209.2488917>. <hal-00842368>

Partager

Métriques

Consultations de
la notice

198

Téléchargements du document

126