Precise timing analysis for direct-mapped caches

Abstract : Safety-critical systems require guarantees on their worst-case execution times. This requires modelling of speculative hardware features such as caches that are tailored to improve the average-case performance, while ignoring the worst case, which complicates the Worst Case Execution Time (WCET) analysis problem. Existing approaches that precisely compute WCET suffer from state-space explosion. In this paper, we present a novel cache analysis technique for direct-mapped instruction caches with the same precision as the most precise techniques, while improving analysis time by up to 240 times. This improvement is achieved by analysing individual control points separately, and carrying out optimisations that are not possible with existing techniques.
Document type :
Conference papers
Liste complète des métadonnées

https://hal.inria.fr/hal-00842368
Contributor : Alain Girault <>
Submitted on : Thursday, July 11, 2013 - 8:24:26 AM
Last modification on : Thursday, October 11, 2018 - 8:48:04 AM
Document(s) archivé(s) le : Wednesday, April 5, 2017 - 8:15:33 AM

File

andalam-dac13.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Sidharta Andalam, Roopak Sinha, Partha Roop, Alain Girault, Jan Reineke. Precise timing analysis for direct-mapped caches. Design Automaton Conference, DAC, Jun 2013, Austin, TX, United States. ⟨10.1145/2463209.2488917⟩. ⟨hal-00842368⟩

Share

Metrics

Record views

321

Files downloads

190