C. André, F. Mallet, and R. De-simone, Modeling Time(s), Number LNCS, vol.4735, pp.559-573, 2007.
DOI : 10.1007/978-3-540-75209-7_38

C. André, Syntax and semantics of the Clock Constraint Specification Language (CCSL), Research Report, vol.6925, 2009.

J. Deantoni and F. Mallet, TimeSquare: Treat Your Models with Logical Time, LNCS, vol.7304, issue.50, pp.34-41, 2012.
DOI : 10.1007/978-3-642-30561-0_4
URL : https://hal.archives-ouvertes.fr/hal-00688590

A. Benveniste, P. Caspi, S. A. Edwards, N. Halbwachs, L. Guernic et al., The synchronous languages 12 years later, Proceedings of the IEEE, vol.91, issue.1, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826

L. Guernic, P. Talpin, J. P. Le-lann, and J. C. , POLYCHRONY for System Design, Journal of Circuits, Systems and Computers, vol.12, issue.03, pp.261-304, 2003.
DOI : 10.1142/S0218126603000763
URL : https://hal.archives-ouvertes.fr/hal-00730480

E. A. Lee and A. L. Sangiovanni-vincentelli, A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, issue.12, pp.1217-1229, 1998.
DOI : 10.1109/43.736561

F. Mallet and J. V. Millo, Boundness Issues in CCSL Specifications, In: ICFEM. Lecture Notes in Computer Science, 2013.
DOI : 10.1007/978-3-642-41202-8_3
URL : https://hal.archives-ouvertes.fr/hal-00877598

A. Arnold, Finite transition systems -semantics of communicating systems, Int. Series in Computer Science, 1994.

P. H. Feiler and J. Hansson, Flow latency analysis with the architecture analysis and design language, 2007.

L. Yin, F. Mallet, and J. Liu, Verification of MARTE/CCSL Time Requirements in Promela/SPIN, 2011 16th IEEE International Conference on Engineering of Complex Computer Systems, pp.65-74, 2011.
DOI : 10.1109/ICECCS.2011.14
URL : https://hal.archives-ouvertes.fr/hal-00650621

R. Gascon, F. Mallet, and J. Deantoni, Logical Time and Temporal Logics: Comparing UML MARTE/CCSL and PSL, 2011 Eighteenth International Symposium on Temporal Representation and Reasoning, pp.141-148, 2011.
DOI : 10.1109/TIME.2011.10
URL : https://hal.archives-ouvertes.fr/inria-00540738

Y. Romenska and F. Mallet, Lazy parallel synchronous composition of infinite transition systems, In: ICTERI. CEUR Workshop Proc, vol.1000, pp.130-145, 2013.

T. Amnell, E. Fersman, L. Mokrushin, P. Pettersson, and W. Yi, Times: A tool for schedulability analysis and code generation of real-time systems. In: Formal Modeling and Analysis of Timed Systems, LNCS, vol.2791, pp.60-72, 2004.

P. Krcál and W. Yi, Decidable and undecidable problems in schedulability analysis using timed automata. In: Tools and Algorithms for the Construction and Analysis of Systems, LNCS, vol.2988, pp.236-250, 2004.

Y. Abdeddaim, E. Asarin, and O. Maler, Scheduling with timed automata, Theoretical Computer Science, vol.354, issue.2, pp.272-300, 2006.
DOI : 10.1016/j.tcs.2005.11.018
URL : https://hal.archives-ouvertes.fr/hal-00157338

R. Alur and D. L. Dill, A theory of timed automata, Theoretical Computer Science, vol.126, issue.2, pp.183-235, 1994.
DOI : 10.1016/0304-3975(94)90010-8

R. Alur and G. Weiss, Regular Specifications of Resource Requirements for Embedded Control Software, 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, pp.159-168, 2008.
DOI : 10.1109/RTAS.2008.13

R. Alur and G. Weiss, Rtcomposer:a framework for real-time components with scheduling interfaces, Int. Conf. on Embedded software. EMSOFT '08, pp.159-168, 2008.