Protocol Specification, Feb. 2013. version ARM IHI 0022E ,
Integrating Formal Verification with Mur?? of Distributed Cache Coherence Protocols in FAME Multiprocessor System Design, Proc. of the Int. Conf. on Formal Techniques for Networked and Distributed Systems, pp.243-258, 2004. ,
DOI : 10.1007/978-3-540-30232-2_16
System-Level Validation: High-Level Modeling and Directed Test Generation Techniques, 2013. ,
DOI : 10.1007/978-1-4614-1359-2
Efficient methods for formally verifying safety properties of hierarchical cache coherence protocols. Formal Methods in System Design, pp.37-64, 2010. ,
Verification of the Futurebus+ cache coherence protocol, Formal Methods in System Design, vol.13, issue.2, pp.217-232, 1995. ,
DOI : 10.1007/BF01383968
Protocol verification as a hardware design aid, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors, pp.522-525, 1992. ,
DOI : 10.1109/ICCD.1992.276232
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.26.9097
Using formal verification/analysis methods on the critical path in system design: A case study, Proc. of the Int. Conf. on Computer Aided Verification, pp.367-380, 1995. ,
DOI : 10.1007/3-540-60045-0_63
Cadp 2011: A toolbox for the construction and analysis of distributed processes. Software Tools for Technology Transfer, pp.89-107, 2013. ,
URL : https://hal.archives-ouvertes.fr/hal-00715056
An industrial experiment in automatic generation of executable test suites for a cache coherency protocol, Proc. of the Int. Workshop on Testing of Communicating Systems. Chapman&Hall, 1998. ,
DOI : 10.1007/978-0-387-35381-4_13
Design and formal verification of a hierarchical cache coherence protocol for NoC based multiprocessors, The Journal of Supercomputing, vol.3, issue.3, 2013. ,
DOI : 10.1007/s11227-012-0865-8
Formal verification in hardware design: a survey, ACM Transactions on Design Automation of Electronic Systems, vol.4, issue.2, pp.123-193, 1999. ,
DOI : 10.1145/307988.307989
Why on-chip cache coherence is here to stay, Communications of the ACM, vol.55, issue.7, pp.78-89, 2012. ,
DOI : 10.1145/2209249.2209269
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.5001
A model checking language for concurrent valuepassing systems, Proc. of Int. Symposium on Formal Methods, pp.148-164, 2008. ,
DOI : 10.1007/978-3-540-68237-0_12
URL : https://hal.archives-ouvertes.fr/inria-00315312
Formal Verification of the Encore Gigamax cache consistency protocol, Proc. of the Int. Symposium on Shared Memory Multiprocessors, pp.242-251, 1991. ,
Verification techniques for cache coherence protocols, ACM Computing Surveys, vol.29, issue.1, pp.82-126, 1997. ,
DOI : 10.1145/248621.248624
Verifying Distributed Directorybased Cache Coherence Protocols: S3.mp, a Case Study, Proc. of the Int. Conf. on Parallel Processing, pp.287-300, 1995. ,
DOI : 10.1007/bfb0020472
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.153.2998
Formal Techniques for Protocol Verification: A Case Study On Verifying the ARM ACE Protocol, Electronic Design, 2012. ,
A Flexible Formal Verification Framework for Industrial Scale Verification, Proc. of the Int. Conf. on Formal Methods and Models for Codesign, pp.89-97, 2011. ,
Automatic verification of the SCI cache coherence protocol, Correct Hardware Design and Verification Methods, pp.21-34, 1995. ,
DOI : 10.1007/3-540-60385-9_2
Introduction to AMBA 4 ACE. ARM whitepaper, 2011. ,
Verifying Cache Coherency Protocols with Verification IP. Synopsis, 2012. ,