E. De-greef, F. Catthoor, and H. De-man, Array placement for storage size reduction in embedded multimedia systems, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors, 1997.
DOI : 10.1109/ASAP.1997.606813

E. Lee and D. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

E. A. Lee and S. Ha, Scheduling strategies for multiprocessor realtime dsp, Global Telecommunications Conference, 1989, and Exhibition . Communications Technology for the 1990s and Beyond, pp.1279-1283, 1989.
DOI : 10.1109/glocom.1989.64160

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

D. S. Johnson, Near-optimal bin packing algorithms, 1973.

P. Murthy and S. Bhattacharyya, Shared memory implementations of synchronous dataflow specifications, DATE Proceedings, 2000.

M. Bouchard, M. Angalovi´cangalovi´c, and A. Hertz, About equivalent interval colorings of weighted graphs, Discrete Applied Mathematics, vol.157, issue.17, pp.3615-3624, 2009.
DOI : 10.1016/j.dam.2009.04.015

URL : http://doi.org/10.1016/j.dam.2009.04.015

R. Szymanek and K. Kuchcinski, A constructive algorithm for memory-aware task assignment and scheduling, CODES Proceedings , ser. CODES '01, pp.147-152, 2001.
DOI : 10.1109/hsc.2001.924666

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

S. Sriram and S. S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, 2009.
DOI : 10.1201/9781420048025

W. Sung and S. Ha, Memory efficient software synthesis with mixed coding style from dataflow graphs, VLSI Systems IEEE Transactions, issue.5, 2000.

Y. Kwok, High-performance algorithms of compile-time scheduling of parallel processors, 1997.

K. Desnos, M. Pelcat, J. Nezan, and S. Aridhi, Memory bounds for the distributed execution of a hierarchical Synchronous Data-Flow graph, 2012 International Conference on Embedded Computer Systems (SAMOS), 2012.
DOI : 10.1109/SAMOS.2012.6404170

URL : https://hal.archives-ouvertes.fr/hal-00721335

M. Pelcat, S. Aridhi, J. Piat, and J. Nezan, Physical Layer Multi-Core Prototyping: A Dataflow-Based Approach for LTE eNodeB, 2012.
DOI : 10.1007/978-1-4471-4210-2

URL : https://hal.archives-ouvertes.fr/hal-00739957