Skip to Main content Skip to Navigation
Conference papers

Boundness Issues in CCSL Specifications

Frédéric Mallet 1 Jean-Vivien Millo 1
1 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : The UML Profile for Modeling and Analysis of Real-Time and Embedded systems promises a general modeling framework to design and analyze systems. Lots of works have been published on the modeling capabilities offered by MARTE, much less on verification techniques supported. The Clock Constraint Specification Language (CCSL), first introduced as a companion language for MARTE, was devised to offer a formal support to conduct causal and temporal analyses on MARTE models. This work introduces formally a state-based semantics for CCSL operators and then focuses on the analysis capabilities of MARTE/CCSL and more particularly on boundness issues. The approach is illustrated on one simple example where the architecture plays an important role. We describe a process where the logical description of the application is progressively refined to take into account the candidate execution platforms through allocation.
Document type :
Conference papers
Complete list of metadatas
Contributor : Frédéric Mallet <>
Submitted on : Monday, October 28, 2013 - 11:09:34 PM
Last modification on : Tuesday, May 26, 2020 - 6:50:21 PM

Links full text




Frédéric Mallet, Jean-Vivien Millo. Boundness Issues in CCSL Specifications. ICFEM 2013 - 15th International Conference on Formal Engineering Methods, Oct 2013, Queenstown, New Zealand. pp.20-35, ⟨10.1007/978-3-642-41202-8_3⟩. ⟨hal-00877598⟩



Record views