T. L. Adam, K. Chandy, and J. Dickson, A comparison of list schedules for parallel processing systems, Communications of the ACM, vol.17, issue.12, pp.685-690, 1974.
DOI : 10.1145/361604.361619

A. Batat and D. Feitelson, Gang scheduling with memory considerations, Proceedings 14th International Parallel and Distributed Processing Symposium. IPDPS 2000, pp.109-114, 2000.
DOI : 10.1109/IPDPS.2000.845971

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.161.1946

L. Benini, E. Flamand, D. Fuin, and D. Melpignano, P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.983-987, 2012.
DOI : 10.1109/DATE.2012.6176639

J. Buck and E. Lee, Scheduling dynamic dataflow graphs with bounded memory using the token flow model, IEEE International Conference on Acoustics Speech and Signal Processing, pp.429-432, 1993.
DOI : 10.1109/ICASSP.1993.319147

L. Canon, E. Jeannot, R. Sakellariou, and W. Zheng, Comparative Evaluation Of The Robustness Of DAG Scheduling Heuristics, Grid Computing, pp.73-84, 2008.
DOI : 10.1007/978-0-387-09457-1_7

URL : https://hal.archives-ouvertes.fr/inria-00333903

P. Fradet, A. Girault, and P. Poplavko, Spdf: A schedulable parametric data-flow moc (extended version), p.7828, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00666284

T. Geng, Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System, IEICE Transactions on Information and Systems, vol.93, issue.12, pp.3223-3231, 2010.
DOI : 10.1587/transinf.E93.D.3223

G. Jian, A system architecture exploration on the configurable HW/SW co-design for H.264 video decoder, 2009 IEEE International Symposium on Circuits and Systems, 2009.
DOI : 10.1109/ISCAS.2009.5118243

Y. Kwok and I. Ahmad, Static scheduling algorithms for allocating directed task graphs to multiprocessors, ACM Computing Surveys, vol.31, issue.4, pp.406-471, 1999.
DOI : 10.1145/344588.344618

E. L. Lawler, J. K. Lenstra, A. R. Kan, and D. B. Shmoys, Sequencing and scheduling: Algorithms and complexity, Handbooks in operations research and management science, pp.445-522, 1993.

E. Lee and D. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

E. A. Lee and S. Ha, Scheduling strategies for multiprocessor real-time DSP, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond, 1989.
DOI : 10.1109/GLOCOM.1989.64160

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.73.7946

D. Melpignano, L. Benini, E. Flamand, B. Jego, T. Lepley et al., Platform 2012, a many-core computing accelerator for embedded SoCs, Proceedings of the 49th Annual Design Automation Conference on, DAC '12, pp.1137-1142, 2012.
DOI : 10.1145/2228360.2228568

S. Saponara, Performance and Complexity Co-evaluation of the Advanced Video Coding Standard for Cost-Effective Multimedia Communications, EURASIP Journal on Advances in Signal Processing, vol.2004, issue.2, pp.220-235, 2004.
DOI : 10.1155/S111086570431019X

R. Sethi, Complete Register Allocation Problems, SIAM Journal on Computing, vol.4, issue.3, pp.226-248, 1975.
DOI : 10.1137/0204020

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.221.7491

Z. Shi and J. J. Dongarra, Scheduling workflow applications on processors with different capabilities, Future Generation Computer Systems, vol.22, issue.6, pp.665-675, 2006.
DOI : 10.1016/j.future.2005.11.002

G. Sullivan and J. Ohm, Recent developments in standardization of high efficiency video coding (HEVC), Applications of Digital Image Processing XXXIII, 2010.
DOI : 10.1117/12.863486

H. Topcuoglu, S. Hariri, and M. Wu, Task scheduling algorithms for heterogeneous processors, Proceedings. Eighth Heterogeneous Computing Workshop (HCW'99), pp.3-14, 1999.
DOI : 10.1109/HCW.1999.765092

S. Wang, A Software-Hardware Co-Implementation of MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining, Journal of VLSI signal processing systems for signal, image and video technology, vol.46, issue.1, pp.93-110, 2005.
DOI : 10.1007/s11265-005-6253-3

T. Wiegand, Overview of the H.264/AVC video coding standard, IEEE Transactions on Circuits and Systems for Video Technology, pp.560-576, 2003.
DOI : 10.1109/TCSVT.2003.815165