M. Batty, K. Memarian, S. Owens, S. Sarkar, and P. Sewell, Clarifying and compiling C/C++ concurrency: from C++11 to POWER, POPL, pp.509-520, 2012.

G. Bloom, G. Parmer, B. Narahari, and R. Simha, Shared hardware data structures for hard real-time systems, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '12, pp.133-142, 2012.
DOI : 10.1145/2380356.2380382

A. Cohen, L. Gérard, and M. Pouzet, Programming parallelism with futures in lustre, Proceedings of the tenth ACM international conference on Embedded software, EMSOFT '12, pp.197-206, 2012.
DOI : 10.1145/2380356.2380394

URL : https://hal.archives-ouvertes.fr/hal-00786682

G. Delaval, A. Girault, and M. Pouzet, A type system for the automatic distribution of higher-order synchronous dataflow programs, LCTES, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00750870

J. Giacomoni, T. Moseley, and M. Vachharajani, FastForward for efficient pipeline parallelism, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming , PPoPP '08, pp.43-52, 2008.
DOI : 10.1145/1345206.1345215

M. Gordon, W. Thies, and S. Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, ASPLOS, 2006.

R. L. Jeronimo-castrillon and G. Ascheid, Maps: Mapping concurrent dataflow applications to heterogeneous mpsocs, IEEE Trans. on Industrial Informatics, p.19, 2011.

L. Lamport, Proving the Correctness of Multiprocess Programs, IEEE Transactions on Software Engineering, vol.3, issue.2, pp.125-143, 1977.
DOI : 10.1109/TSE.1977.229904

L. Lamport, How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs, IEEE Transactions on Computers, vol.28, issue.9, pp.690-691, 1979.
DOI : 10.1109/TC.1979.1675439

N. M. Lê, A. Guatto, A. Cohen, and A. Pop, Correct and Efficient Bounded FIFO Queues, 2013 25th International Symposium on Computer Architecture and High Performance Computing, 2013.
DOI : 10.1109/SBAC-PAD.2013.8

P. P. Lee, T. Bu, and G. Chandranmenon, A lock-free, cache-efficient shared ring buffer for multi-core architectures, Proceedings of the 5th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS '09, pp.78-79, 2009.
DOI : 10.1145/1882486.1882508

S. Owens, S. Sarkar, and P. Sewell, A Better x86 Memory Model: x86-TSO, TPHOL, pp.391-407, 2009.
DOI : 10.1007/11817963_46

A. Pop and A. Cohen, OpenStream, ACM Transactions on Architecture and Code Optimization, vol.9, issue.4, p.2013
DOI : 10.1145/2400682.2400712

URL : https://hal.archives-ouvertes.fr/hal-00786675

S. Sarkar, P. Sewell, J. Alglave, L. Maranget, and D. Williams, Understanding POWER multiprocessors, PLDI, pp.175-186, 2011.
DOI : 10.1145/2345156.1993520

URL : https://hal.archives-ouvertes.fr/hal-01100824