Polychronous modeling, analysis, verification and simulation for timed software architectures

Huafeng Yu 1 Yue Ma 1 Thierry Gautier 1 Loïc Besnard 1 Paul Le Guernic 1 Jean-Pierre Talpin 1
1 ESPRESSO - Synchronous programming for the trusted component-based engineering of embedded systems and mission-critical systems
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, Inria Rennes – Bretagne Atlantique
Abstract : High-level modeling languages and standards, such as Simulink, SysML, MARTE and AADL (Architecture Analysis & Design Language), are increasingly adopted in the design of embedded systems so that system-level analysis, verification and validation (V&V) and architecture exploration are carried out as early as possible. This paper presents our main contribution in this aim by considering embedded systems architectural modeling in AADL and functional modeling in Simulink; an original clock-based timing analysis and validation of the overall system is achieved via a formal polychronous/multi-clock model of computation. In order to avoid semantics ambiguities of AADL and Simulink, their features related to real-time and logical time properties are first studied. We then endue them with a semantics in the polychronous model of computation. We use this model of computation to jointly analyze the non-functional real-time and logical-time properties of the system (by means of logical and affine clock relations). Our approach demonstrates, through several case-studies conducted with Airbus and C-S Toulouse in the European projects CESAR and OPEES, how to cope with the system-level timing verification and validation of high-level AADL and Simulink components in the framework of Polychrony, a synchronous modeling framework dedicated to the design of safety-critical embedded systems.
Type de document :
Article dans une revue
Journal of Systems Architecture, Elsevier, 2013, 59 (10), pp.1157-1170. 〈http://www.sciencedirect.com/science/article/pii/S1383762113001525〉. 〈10.1016/j.sysarc.2013.08.004〉
Liste complète des métadonnées

https://hal.inria.fr/hal-00916418
Contributeur : Thierry Gautier <>
Soumis le : mardi 10 décembre 2013 - 11:35:08
Dernière modification le : mercredi 16 mai 2018 - 11:23:02

Lien texte intégral

Identifiants

Citation

Huafeng Yu, Yue Ma, Thierry Gautier, Loïc Besnard, Paul Le Guernic, et al.. Polychronous modeling, analysis, verification and simulation for timed software architectures. Journal of Systems Architecture, Elsevier, 2013, 59 (10), pp.1157-1170. 〈http://www.sciencedirect.com/science/article/pii/S1383762113001525〉. 〈10.1016/j.sysarc.2013.08.004〉. 〈hal-00916418〉

Partager

Métriques

Consultations de la notice

375