Derivation of Efficient FSM from Loop Nests

Abstract : Pipelined execution is one of the most important optimizations in hardware design to improve hardware utilization rate, and hence the throughput. Loop pipelining is a transformation available in High Level Synthesis tools to execute multiple iterations of a loop in a pipeline. Nested loop pipelining is a related technique that improves hardware utilization rate when the iteration count of the inner most loop is small. However, it is also known to increase the complexity of the control, and hence degrading frequency. In this paper, we present an automatic transformation targe ting HLS that improves the effectiveness of nested loop pipelining, by efficient implementations of the control-path. Specifically, we present (i) an analytical model that captures the trade-off between gain in cycles and loss in frequency, (ii), automatic derivation of efficient Finite State Machine from loop nests, and (iii) an efficient implementation of the derived FSM that improves the performance of synthesized hardware.
Document type :
Conference papers
Liste complète des métadonnées

https://hal.inria.fr/hal-00921446
Contributor : François Charot <>
Submitted on : Friday, December 20, 2013 - 2:13:28 PM
Last modification on : Thursday, November 15, 2018 - 11:57:39 AM

Identifiers

  • HAL Id : hal-00921446, version 1

Citation

Tomofumi Yuki, Antoine Morvan, Steven Derrien. Derivation of Efficient FSM from Loop Nests. International Conference on Field-Programmable Technology (ICFPT), Dec 2013, Kyoto, Japan. ⟨hal-00921446⟩

Share

Metrics

Record views

222