Communication Cost Reduction For Hardware Tasks Placed on Homogeneous Reconfigurable Resource

Quang Hai Khuat 1 Daniel Chillet 1
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : The management of a reconfigurable resource included in a System-on-Chip is a difficult problem due to spatial resource allocation to ensure for each new task to schedule. This problem becomes more difficult when the communications between tasks are also considered during the task placement. General techniques developed and proposed in the literature ignore this problem and generate solutions which can produce difficulties to manage the data exchanges onto the communication media. We claim that, even if some methods seem very interesting, due to low task rejection rate, the placement must be realized with the objective to limit the problem for the data routing during task communications. This paper addresses this research topic by extending one specific method of tasks management, based on a Vertex List which enables a fast and efficient evaluation of task position into the reconfigurable resource. The method proposed consists in evaluating all the vertices and finding the best vertex to limit the communication cost. Results show that, our method reduces a significant communication cost compared to well-known methods Kamers which keep all maximal empty rectangles.
Type de document :
Communication dans un congrès
DASIP 2013, Design and Architectures for Signal and Image Processing, Oct 2013, Cagliari, Italy. pp.265-270, 2013
Liste complète des métadonnées

https://hal.inria.fr/hal-00921869
Contributeur : Daniel Chillet <>
Soumis le : dimanche 22 décembre 2013 - 10:34:21
Dernière modification le : mercredi 11 avril 2018 - 02:00:27

Identifiants

  • HAL Id : hal-00921869, version 1

Citation

Quang Hai Khuat, Daniel Chillet. Communication Cost Reduction For Hardware Tasks Placed on Homogeneous Reconfigurable Resource. DASIP 2013, Design and Architectures for Signal and Image Processing, Oct 2013, Cagliari, Italy. pp.265-270, 2013. 〈hal-00921869〉

Partager

Métriques

Consultations de la notice

829