G. L. Chetsa, L. Lefèvre, J. Pierson, P. Stolf, and G. D. Costa, DNA-Inspired Scheme for Building the Energy Profile of HPC Systems, Lecture Notes in Computer Science, vol.7396, pp.2-3
DOI : 10.1007/978-3-642-33645-4_13
URL : https://hal.archives-ouvertes.fr/hal-00748070

G. L. Tsafack, L. Lefevre, J. Pierson, P. Stolf, and G. D. Costa, Beyond cpu frequency scaling for a fine-grained energy control of hpc systems, SBAC-PAD 2012 : 24th International Symposium on Computer Architecture and High Performance Computing, pp.132-138
URL : https://hal.archives-ouvertes.fr/hal-00752883

G. D. Costa and H. Hlavacs, Methodology of measurement for energy consumption of applications, 2010 11th IEEE/ACM International Conference on Grid Computing, pp.290-297, 2010.
DOI : 10.1109/GRID.2010.5697987

I. Kadayif, T. Chinoda, M. Kandemir, N. Vijaykirsnan, M. J. Irwin et al., Sivasubramaniam, vec: virtual energy counters, Proceedings of the 2001 ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering, PASTE '01, pp.28-31, 2001.

G. Contreras, Power prediction for intel XScale?? processors using performance monitoring unit events, Proceedings of the 2005 international symposium on Low power electronics and design , ISLPED '05, pp.221-226, 2005.
DOI : 10.1145/1077603.1077657

K. Singh, M. Bhadauria, and S. A. Mckee, Real time power estimation and thread scheduling via performance counters, ACM SIGARCH Computer Architecture News, vol.37, issue.2, pp.46-55, 2009.
DOI : 10.1145/1577129.1577137

D. Bautista, J. Sahuquillo, H. Hassan, S. Petit, and J. Duato, A simple power-aware scheduling for multicore systems when running real-time applications, 2008 IEEE International Symposium on Parallel and Distributed Processing, pp.1-7, 2008.
DOI : 10.1109/IPDPS.2008.4536220

R. Joseph and M. Martonosi, Run-time power estimation in high performance microprocessors, Proceedings of the 2001 international symposium on Low power electronics and design , ISLPED '01, pp.135-140
DOI : 10.1145/383082.383119

W. Wu, L. Jin, J. Yang, P. Liu, and S. X. Tan, A systematic method for functional unit power estimation in microprocessors, Proceedings of the 43rd annual conference on Design automation , DAC '06
DOI : 10.1145/1146909.1147053

B. Rountree, D. K. Lownenthal, B. R. De-supinski, M. Schulz, V. W. Freeh et al., Adagio, Proceedings of the 23rd international conference on Conference on Supercomputing, ICS '09, pp.460-469, 2009.
DOI : 10.1145/1542275.1542340

V. W. Freeh, N. Kappiah, D. K. Lowenthal, and T. K. Bletsch, Just-in-time dynamic voltage scaling: Exploiting inter-node slack to save energy in MPI programs, Journal of Parallel and Distributed Computing, vol.68, issue.9, pp.68-1175, 2008.
DOI : 10.1016/j.jpdc.2008.04.007

R. Kotla, A. Devgan, S. Ghiasi, T. Keller, and F. Rawson, Characterizing the impact of different memory-intensity levels, IEEE International Workshop on Workload Characterization, 2004. WWC-7. 2004, p.7
DOI : 10.1109/WWC.2004.1437388

C. Isci, G. Contreras, and M. Martonosi, Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06), pp.359-370, 2006.
DOI : 10.1109/MICRO.2006.30

K. Choi, R. Soma, and M. Pedram, Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times, Trans. Comp.-Aided Des. Integ. Cir. Sys, pp.24-42, 2006.

M. Y. Lim, V. W. Freeh, and D. K. , Adaptive, Transparent Frequency and Voltage Scaling of Communication Phases in MPI Programs, ACM/IEEE SC 2006 Conference (SC'06), 2006.
DOI : 10.1109/SC.2006.11

D. H. Bailey, E. Barszcz, J. T. Barton, D. S. Browning, R. L. Carter et al., The nas parallel benchmarks, The International Journal of Supercomputer Applications, 1991.

C. Isci and M. Martonosi, Identifying program power phase behavior using power vectors, 2003 IEEE International Conference on Communications (Cat. No.03CH37441)
DOI : 10.1109/WWC.2003.1249062

W. C. Skamarock, J. B. Klemp, J. Dudhia, D. O. Gill, D. M. Barker et al., A description of the advanced research wrf version 2, AVAILABLE FROM NCAR; P.O. BOX, vol.3000, issue.88, pp.7-25, 2001.

Y. Liu and H. Zhu, A survey of the research on power management techniques for high-performance systems, Software: Practice and Experience, vol.32, issue.3, pp.943-964, 2010.
DOI : 10.1002/spe.952

G. Conant, S. Plimpton, W. Old, A. Wagner, and P. Fain, Parallel genehunter: Implementation of a linkage analysis package for distributed-memory architectures, Proceedings of the First IEEE Workshop on High Performance Computational Biology, International Parallel and Distributed Computing Symposium, p.p. electronic

R. Bolze, F. Cappello, E. Caron, M. Daydé, F. Desprez et al., Grid'5000: A Large Scale And Highly Reconfigurable Experimental Grid Testbed, International Journal of High Performance Computing Applications, vol.20, issue.4, pp.481-494, 2006.
DOI : 10.1177/1094342006070078
URL : https://hal.archives-ouvertes.fr/hal-00684943

K. Binder, J. Horbach, W. Kob, W. Paul, and F. Varnik, Molecular dynamics simulations, Journal of Physics: Condensed Matter, vol.16, issue.5, p.429, 2004.
DOI : 10.1088/0953-8984/16/5/006

G. Chen, K. Malkowski, M. T. Kandemir, and P. Raghavan, Reducing Power with Performance Constraints for Parallel Sparse Applications, 19th IEEE International Parallel and Distributed Processing Symposium, 2005.
DOI : 10.1109/IPDPS.2005.378

H. Kimura, M. Sato, Y. Hotta, T. Boku, and D. Takahashi, Emprical study on Reducing Energy of Parallel Programs using Slack Reclamation by DVFS in a Power-scalable High Performance Cluster, 2006 IEEE International Conference on Cluster Computing, 2006.
DOI : 10.1109/CLUSTR.2006.311839