Schedulability analysis with CCSL specifications

Ling Yin 1 Jing Liu 1 Zuohua Ding 2 Frédéric Mallet 3, * Robert de Simone 3
* Corresponding author
3 AOSTE - Models and methods of analysis and optimization for systems with real-time and embedding constraints
CRISAM - Inria Sophia Antipolis - Méditerranée , Inria Paris-Rocquencourt, Laboratoire I3S - COMRED - COMmunications, Réseaux, systèmes Embarqués et Distribués
Abstract : The Clock Constraint Specification Language (CCSL) is a formal polychronous language based on the notion of logical clock. It defines a set of kernel constraints that can represent both asynchronous and synchronous relations. It was originally developed as part of the UML Profile for MARTE to express causal and temporal constraints of Real-time and Embedded Systems. In this paper, we explore the use of CCSL for modeling scheduling requirements and to conduct schedulability analysis. For this purpose, a dedicated scheduling library of CCSL has been built. This library is endowed with a state-based operational semantics, and is applied to solve issues related to schedulability analysis and latency-insensitive design. We establish schedulability categories and latency-insensitiveness property in the context of the semantics, and solve those issues by using model checking techniques.
Document type :
Conference papers
Complete list of metadatas

https://hal.inria.fr/hal-00926305
Contributor : Frédéric Mallet <>
Submitted on : Thursday, January 9, 2014 - 2:02:22 PM
Last modification on : Monday, November 5, 2018 - 3:36:03 PM

Identifiers

Collections

Citation

Ling Yin, Jing Liu, Zuohua Ding, Frédéric Mallet, Robert de Simone. Schedulability analysis with CCSL specifications. APSEC 2013 - 20th Asia-Pacific Software Engineering Conference, Dec 2013, Bangkok, Thailand. pp.414-421, ⟨10.1109/APSEC.2013.62⟩. ⟨hal-00926305⟩

Share

Metrics

Record views

364