Improving High-Level Synthesis Effectiveness Through Custom Operator Identification

Chenglong Xiao 1 Emmanuel Casseau 1
1 CAIRN - Energy Efficient Computing ArchItectures with Embedded Reconfigurable Resources
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : It is increasingly common to see custom operators appear in various fields of circuit design. Custom operators that can be implemented in special hardware units make it possible to improve performance and reduce area. In this paper, we propose a design flow for identifying custom operators for high-level synthesis. Experimental results show that our approach achieves on average 19%, and up to 37% area reduction, compared to a traditional high-level synthesis. Meanwhile, the latency is reduced on average by 22%, and up to 59%. In addition, on average 74% and up to 81% code size reduction can be achieved, so synthesis runtime can be reduced.
Type de document :
Communication dans un congrès
IEEE International Symposium on Circuits and Systems, Jun 2014, Melbourne, Australia. 2014
Liste complète des métadonnées

https://hal.inria.fr/hal-00931036
Contributeur : Emmanuel Casseau <>
Soumis le : mardi 14 janvier 2014 - 18:25:42
Dernière modification le : jeudi 15 novembre 2018 - 11:57:39

Identifiants

  • HAL Id : hal-00931036, version 1

Citation

Chenglong Xiao, Emmanuel Casseau. Improving High-Level Synthesis Effectiveness Through Custom Operator Identification. IEEE International Symposium on Circuits and Systems, Jun 2014, Melbourne, Australia. 2014. 〈hal-00931036〉

Partager

Métriques

Consultations de la notice

846