Linear Algebra Libraries with DAG Runtimes on GPUs

Abstract : Nowadays many clusters integrate GPUs accelerators in their architectures that provide a huge amount of computational units rarely fully exploited. We present in this talk how tile algorithms and DAG schedulers as PaRSEC or StarPU can allow the programmer to integrate GPUs in their algorithms. We will present dense linear algebra algorithms as Cholesky or LU factorizations that exploit distributed architectures equipped with GPUs.
Type de document :
Communication dans un congrès
SIAM Conference on Computational Science and Engineering (SIAM CSE 2013), Feb 2013, Boston, United States. 2013
Liste complète des métadonnées

https://hal.inria.fr/hal-00934573
Contributeur : Mathieu Faverge <>
Soumis le : mercredi 22 janvier 2014 - 11:44:16
Dernière modification le : jeudi 11 janvier 2018 - 06:22:35

Identifiants

  • HAL Id : hal-00934573, version 1

Collections

Citation

George Bosilca, Aurélien Bouteiller, Mathieu Faverge, Thomas Hérault. Linear Algebra Libraries with DAG Runtimes on GPUs. SIAM Conference on Computational Science and Engineering (SIAM CSE 2013), Feb 2013, Boston, United States. 2013. 〈hal-00934573〉

Partager

Métriques

Consultations de la notice

353