Skip to Main content Skip to Navigation
Journal articles

Hardware Description Language Design of Sigma-Delta Fractional-N Phase-Locked Loop for Wireless Applications

Abstract : This paper discusses a systematic design of a Sigma-Delta fractional-N Phase-Locked Loop based on HDL behavioral modeling. The proposed design consists in describing the mixed behavior of this PLL architecture starting from the specifications of each building block. The HDL models of critical PLL blocks have been described in VHDL-AMS to predict the different specifications of the PLL. The effect of different noise sources has been efficiently introduced to study the PLL system performances. The obtained results are compared with transistor-level simulations to validate the effectiveness of the proposed models for wireless applications in the frequency range around 2.45 GHz.
Complete list of metadata

Cited literature [15 references]  Display  Hide  Download

https://hal.inria.fr/hal-00947400
Contributor : Ahmed El Oualkadi <>
Submitted on : Saturday, February 15, 2014 - 8:48:55 PM
Last modification on : Friday, August 9, 2019 - 3:18:07 PM
Long-term archiving on: : Sunday, April 9, 2017 - 12:16:58 PM

File

PLL.pdf
Publisher files allowed on an open archive

Identifiers

  • HAL Id : hal-00947400, version 1

Citation

Ahmed El Oualkadi, Abdellah Ait Ouahman. Hardware Description Language Design of Sigma-Delta Fractional-N Phase-Locked Loop for Wireless Applications. World Academy of Science, Engineering and Technology, WASET, 2009, 28, pp.1035-1042. ⟨hal-00947400⟩

Share

Metrics

Record views

562

Files downloads

2601