G. Peterson, P. J. Ashenden, and D. A. Teegarden, The System Designer's Guide to VHDL-AMS: Analog, Mixed-Signal, and Mixed- Technology Modeling, 2002.

T. A. Riley and M. A. Copeland, Delta-sigma modulation in fractional-N frequency synthesis, IEEE Journal of Solid-State Circuits, vol.28, issue.5, pp.553-559, 1993.
DOI : 10.1109/4.229400

M. H. Perrott, T. L. Tewksbury, and C. G. Sodini, A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation, IEEE Journal of Solid-State Circuits, vol.32, issue.12, pp.2048-2060, 1997.
DOI : 10.1109/4.643663

M. Hinz, I. Konenkamp, and E. H. Horneber, Behavioral modeling and simulation of phase-locked loops for RF front ends, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144), pp.194-197, 2000.
DOI : 10.1109/MWSCAS.2000.951618

N. Milet-lewis, G. Monnerie, and A. , Fakhfakh, and all. A VHDL-AMS library of RF blocks models, IEEE International Workshop on Behavioral Modeling and Simulation, pp.12-14, 2001.

M. H. Perrott, Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits, Proc. 39th Design Automation Conf, pp.498-503, 2002.

M. H. Perrott, M. D. Trott, and C. G. Sodini, A modeling approach for ??-?? fractional-N frequency synthesizers allowing straightforward noise analysis, IEEE Journal of Solid-State Circuits, vol.37, issue.8, pp.1028-1038, 2002.
DOI : 10.1109/JSSC.2002.800925

K. S. Kundert, Modeling and Simulation of Jitter in Phase-Locked Loops. Cadence Design Systems

A. Mounir, A. Mostafa, and M. Fikry, Automatic behavioural model calibration for efficient PLL system verification, Europe Conference and Exhibition, pp.280-285, 2003.

B. A. Antao, F. M. El-turky, and R. H. Leonowich, Behavioral modeling phase-locked loops for mixed-mode simulation, Analog Integrated Circuits and Signal Processing, vol.24, issue.6, pp.45-65, 1996.
DOI : 10.1007/BF00713978

T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, pp.455-463, 1998.
DOI : 10.1017/CBO9780511817281

M. Tiebout, Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS, IEEE Journal of Solid-State Circuits, vol.36, issue.7, pp.1018-1024, 2001.
DOI : 10.1109/4.933456

N. M. Filiol, T. A. Riley, C. Plett, and M. A. Copeland, An agile ISM band frequency synthesizer with built-in GMSK data modulation, IEEE Journal od Solide-State Circuits, pp.998-1008, 1998.
DOI : 10.1109/4.701242

K. Kundert, Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers.www.desingers-guide.com, 2003.

L. Yang, C. Wakayama, and C. R. Shi, Noise Aware Behavioral Modeling of the S-D Fractional-N Frequency Synthesizer, Proc. Great Lakes Symp. on VLSI, pp.138-142, 2005.