Memory-aware Thread and Data Mapping for Hierarchical Multi-core Platforms

Abstract : In parallel programs, the threads of a given application must cooperate in order to accomplish the required computation. However, the communication time between the tasks may be different depending on which core they are executing and how the memory hierarchy and interconnection are used. The problem is even more important in multi-core machines with NUMA characteristics, since the remote access imposes high overhead, making them more sensitive to thread and data mapping. In this context, thread and data mapping are techniques that provide performance gains by improving the use of resources such as interconnections, main memory and cache memory. The problem of detecting the best mapping is considered NP-Hard. Furthermore, in shared memory environments, there is an additional difficulty of finding the communication pattern, which is implicit and occurs through memory accesses. Our mechanism provides static mapping on NUMA architectures which does not require any prior knowledge of the application by the programmer. To obtain the mapping, different metrics were adopted and an heuristic method based on the Edmonds matching algorithm was used. In order to evaluate our proposal, we use the NAS Parallel Benchmarks (NPB) running on two modern multi-core NUMA machines. Results show performance gains of up to 75% compared to the native Linux scheduler and memory allocator.
Complete list of metadatas
Contributor : Gwenaël Delaval <>
Submitted on : Friday, February 28, 2014 - 10:19:53 AM
Last modification on : Thursday, October 11, 2018 - 8:48:04 AM


  • HAL Id : hal-00953051, version 1



Eduardo Cruz, Christiane Pousa Ribeiro, Marco Alves, Alexandre Carissimi, Philippe O. A. Navaux, et al.. Memory-aware Thread and Data Mapping for Hierarchical Multi-core Platforms. International Journal on Networking and Computing, unknown, 2012, 2 (1), pp.96-116. ⟨hal-00953051⟩



Record views