Skip to Main content Skip to Navigation
Conference papers

A Benchmark-based Performance Model for Memory-bound HPC Applications

Bertrand Putigny 1, 2 Brice Goglin 1, 2 Denis Barthou 1, 2
1 RUNTIME - Efficient runtime systems for parallel architectures
Inria Bordeaux - Sud-Ouest, UB - Université de Bordeaux, CNRS - Centre National de la Recherche Scientifique : UMR5800
Abstract : The increasing computation capability of servers comes with a dramatic increase of their complexity through many cores, multiple levels of caches and NUMA architectures. Exploiting the computing power is increasingly harder and programmers need ways to understand the performance behavior. We present an innovative approach for predicting the performance of memory-bound multi-threaded applications. It relies on micro-benchmarks and a compositional model, combining measures of micro-benchmarks in order to model larger codes. Our memory model takes into account cache sizes and cache coherence protocols, having a large impact on performance of multi-threaded codes. Applying this model to real world HPC kernels shows that it can predict their performance with good accuracy, helping taking optimization decisions to increase application's performance.
Document type :
Conference papers
Complete list of metadata

Cited literature [21 references]  Display  Hide  Download
Contributor : Brice Goglin Connect in order to contact the contributor
Submitted on : Wednesday, April 30, 2014 - 10:16:41 AM
Last modification on : Monday, December 20, 2021 - 4:50:11 PM
Long-term archiving on: : Wednesday, July 30, 2014 - 11:40:22 AM


Files produced by the author(s)




Bertrand Putigny, Brice Goglin, Denis Barthou. A Benchmark-based Performance Model for Memory-bound HPC Applications. International Conference on High Performance Computing & Simulation (HPCS 2014), Jul 2014, Bologna, Italy. ⟨10.1109/HPCSim.2014.6903790⟩. ⟨hal-00985598⟩



Les métriques sont temporairement indisponibles