FPGA Architecture Support for Heterogeneous, Relocatable Partial Bitstreams

Abstract : The use of partial dynamic reconfiguration in FPGA-based systems has grown in recent years as the spectrum of applications which use this feature has increased. For these systems, it is desirable to create a series of partial bitstreams which represent tasks which can be located in multiple regions in the FPGA fabric. While the transferal of homogeneous collections of lookup-table based logic blocks from region to region has been shown to be relatively straightforward, it is more difficult to transfer partial bitstreams which contain fixed-function re- sources, such as block RAMs and DSP blocks. In this paper we consider FPGA architecture enhancements which allow for the migration of partial bitstreams including fixed-function resources from region to region even if these resources are not located in the same position in each region. Our approach does not require significant, time-consuming place-and-route during the migration process. We quantify the cost of inserting additional routing resources into the FPGA architecture to allow for easy migration of heterogeneous, fixed-function resources. Our experiments show that this flexibility can be added for a relatively low overhead and performance penalty.
Type de document :
Communication dans un congrès
FPL - 24th International Conference on Field Programmable Logic and Applications, Sep 2014, Munich, Germany. IEEE, 2014, 〈10.1109/FPL.2014.6927494〉
Liste complète des métadonnées

Littérature citée [16 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01017184
Contributeur : Christophe Huriaux <>
Soumis le : mercredi 2 juillet 2014 - 07:11:29
Dernière modification le : mercredi 16 mai 2018 - 11:23:26
Document(s) archivé(s) le : jeudi 2 octobre 2014 - 11:10:52

Fichier

huriaux-fpl14.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Citation

Christophe Huriaux, Olivier Sentieys, Russell Tessier. FPGA Architecture Support for Heterogeneous, Relocatable Partial Bitstreams. FPL - 24th International Conference on Field Programmable Logic and Applications, Sep 2014, Munich, Germany. IEEE, 2014, 〈10.1109/FPL.2014.6927494〉. 〈hal-01017184〉

Partager

Métriques

Consultations de la notice

1964

Téléchargements de fichiers

352