Skip to Main content Skip to Navigation
Conference papers

Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs

Abstract : This work presents a new style of gate-level reconfigurable cells based on the double-gate (DG) MOSFET device. The proposed dynamic- and static-logic cells demonstrate significant gate area reductions compared to conventional CMOS lookup table (LUT) techniques (between 80-95%) while configuration memory requirements are also reduced (up to 60%). Simulation results show that it can be used either in low power reconfigurable applications (up to 90% power reduction is possible) or for speeds comparable to those of CMOS-LUTs.
Document type :
Conference papers
Complete list of metadata

Cited literature [10 references]  Display  Hide  Download

https://hal.inria.fr/hal-01054269
Contributor : Hal Ifip <>
Submitted on : Tuesday, August 5, 2014 - 5:01:57 PM
Last modification on : Wednesday, June 2, 2021 - 11:02:08 AM
Long-term archiving on: : Wednesday, November 26, 2014 - 12:35:54 AM

File

03130109.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Ian O'Connor, Ilham Hassoune, David Navarro. Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs. 19th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Oct 2008, Rhodes Island, India. pp.97-113, ⟨10.1007/978-3-642-12267-5_6⟩. ⟨hal-01054269⟩

Share

Metrics

Record views

720

Files downloads

209