Cache configuration exploration on prototyping platforms, 14th IEEE International Workshop on Rapid System Prototyping, pp.164-170, 2003. ,
Heuristic for Two-Level Cache Hierarchy Exploration Considering Energy Consumption and Performance, Integrated Circuit and System Design . Power and Timing Modeling, Optimization and Simulation 16th International Work-shop Platune: A Tuning framework for system-on-a-chip platforms, Automatic Tuning of Two-Level Caches to Embedded Applications, Design, Automation and Test in Europe, DATE, pp.75-83208, 2002. ,
Generation and analysis of very long address traces Fast Instruction Cache Analysis via Static Cache Simulation, International Symposium on Computer Architecture Proc. of 28th Annual Simulation Symposium, pp.270-279, 1990. ,
Fast instruction cache simulation strategies in a hardware A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation, Proc. of the Asian and South Pacific Design Automation Conference Proc. of the 39th conference on Design automation, pp.22-27, 1999. ,
A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.11, pp.1338-1354, 2001. ,
DOI : 10.1109/43.959863
Fast Design Space Exploration of Instruction Caches, 2003. ,
An Estimation Methodology for Designing Instruction Cache Memory of Embedded Systems, 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, 2006. ,
DOI : 10.1109/ESTMED.2006.321269
A code transformation-based methodology for improving I-cache performance of DSP applications, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, pp.977-984, 2002. ,
DOI : 10.1109/DATE.2002.998418
SimpleScalar: an infrastructure for computer system modeling, Computer, vol.35, issue.2, pp.59-67, 2002. ,
DOI : 10.1109/2.982917
Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, 1999. ,
DOI : 10.1007/978-1-4757-4474-3
A fast hierarchical motion vector estimation algorithm using mean pyramid, IEEE Transactions on Circuits and Systems for Video Technology, pp.344-351, 1995. ,
Normalized Partial Distortion Search Algorithm for Block Motion Estimation, Proc. IEEE Transaction on Circuits and Systems for Video Technology, pp.417-422, 2000. ,
The Local Wavelet Transform: A Memory-Efficient, High-Speed Architecture Optimized to a Region- Oriented Zero-Tree Coder, pp.89-103, 2000. ,
Platform independent data transfer and storage exploration illustrated on a parallel cavity detection algorithm, ACM Conference on Parallel and Distributed Processing Techniques and Applications III, pp.1669-1675, 1999. ,
Kohonen neural networks for optimal colour quantization, Net-work: Computation in Neural Systems, pp.351-367, 1994. ,