V. Sarita, K. Adve, and . Gharachorloo, Shared Memory Consistency Models: A Tutorial, Computer, vol.29, issue.12, pp.66-76, 1996.

V. Sarita, M. D. Adve, and . Hill, Weak Ordering?A new definition, SIGARCH Comput. Archit. News, vol.18, issue.3a, pp.2-14, 1990.

N. N. Arvind, J. Maessen, R. S. Nikhil, and J. E. Stoy, A lambda calculus with letrecs and barriers, Proceedings of the 16th Conference on Foundations of Software Technology and Theoretical Computer Science, pp.19-36, 1996.
DOI : 10.1007/3-540-62034-6_34

G. Boudol and G. Petri, Relaxed Memory Models: An Operational Approach, POPL '09: Proceedings of the 36th annual ACM SIGPLAN-SIGACT symposium on Principles of Programming Languages, pp.392-403, 2009.
URL : https://hal.archives-ouvertes.fr/inria-00420352

J. Handy, The Cache Memory Book, 1993.

S. Joshi and S. Prasad, An Operational Model for Multiprocessors with Caches, Indian Institute of Technology Delhi, 2010.
DOI : 10.1007/978-3-642-15240-5_27
URL : https://hal.archives-ouvertes.fr/hal-01054446

L. Lamport, How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs, IEEE Transactions on Computers, vol.28, issue.9, pp.690-691, 1979.
DOI : 10.1109/TC.1979.1675439

S. Owens, S. Sarkar, and P. Sewell, A Better x86 Memory Model: x86-TSO, TPHOLs '09: Proceedings of the 22nd International Conference on Theorem Proving in Higher Order Logics, pp.391-407, 2009.
DOI : 10.1007/11817963_46

S. Sarkar, P. Sewell, F. Z. Nardelli, S. Owens, T. Ridge et al., The semantics of x86-CC multiprocessor machine code, ACM SIGPLAN Notices, vol.44, issue.1, pp.379-391, 2009.
DOI : 10.1145/1594834.1480929

K. Andrew, M. Wright, and . Felleisen, A Syntactic Approach to Type Soundness, Information and Computation, vol.115, pp.38-94, 1992.