Architecture of a dynamically reconfigurable noc for adaptive reconfigurable mpsoc Adaptive Hardware and Systems, First NASA/ESA Conference on, pp.405-411, 2006. ,
Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness, Proceedings of the Design Automation & Test in Europe Conference, pp.124-129, 2006. ,
DOI : 10.1109/DATE.2006.244033
NoC synthesis flow for customized domain specific multiprocessor systems-on-chip, IEEE Transactions on Parallel and Distributed Systems, vol.16, issue.2, pp.113-129, 2005. ,
DOI : 10.1109/TPDS.2005.22
Networking on chip with platform FPGAs, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798), pp.13-20, 2003. ,
DOI : 10.1109/FPT.2003.1275726
Integrated modeling and generation of a reconfigurable network-on-chip. Parallel and Distributed Processing Symposium, Proceedings. 18th International, pp.139-165, 2004. ,
Trade-offs in the configuration of a network on chip for multiple use-cases. Networks-on-Chip, NOCS 2007. First International Symposium on, pp.233-242, 2007. ,
Cunoc: A scalable dynamic noc for dynamically reconfigurable fpgas. Field Programmable Logic and Applications, FPL 2007. International Conference on, pp.753-756, 2007. ,
An FPGA Design Flow for Reconfigurable Network-Based Multi-Processor Systems on Chip, 2007 Design, Automation & Test in Europe Conference & Exhibition, pp.1-6, 2007. ,
DOI : 10.1109/DATE.2007.364577
A methodology for developing dynamic network reconfiguration processes, 2003 International Conference on Parallel Processing, 2003. Proceedings., p.77, 2003. ,
DOI : 10.1109/ICPP.2003.1240568
HARPE: A Harvard-based processing element tailored for partial dynamic reconfigurable architectures, 2008 IEEE International Symposium on Parallel and Distributed Processing, 2008. ,
DOI : 10.1109/IPDPS.2008.4536507
Mapping and configuration methods for multi-use-case networks on chips, Proceedings of the 2006 conference on Asia South Pacific design automation (ASP-DAC), pp.146-151, 2006. ,
Applying partial reconfiguration to networks-on-chips. Field Programmable Logic and Applications, FPL '06. International Conference on, pp.1-6, 2006. ,
A vision for embedded systems: Platform-based design and software. IEEE Design and Test -Special Issue of Computers, pp.23-33, 2001. ,