Skip to Main content Skip to Navigation
Conference papers

Exposing Tunable Parameters in Multi-threaded Numerical Code

Abstract : Achieving high performance on today's architectures requires careful orchestration of many optimization parameters. In particular, the presence of shared-caches on multicore architectures makes it necessary to consider, in concert, issues related to both parallelism and data locality. This paper presents a systematic and extensive exploration of thecombined search space of transformation parameters that affect both parallelism and data locality in multi-threaded numerical applications.We characterize the nature of the complex interaction between blocking, problem decomposition and selection of loops for parallelism. We identify key parameters for tuning and provide an automatic mechanism for exposing these parameters to a search tool. A series of experiments on two scientific benchmarks illustrates the non-orthogonality of the transformation search space and reiterates the need for integrated transformation heuristics for achieving high-performance on current multicore architectures.
Document type :
Conference papers
Complete list of metadata

Cited literature [22 references]  Display  Hide  Download

https://hal.inria.fr/hal-01054957
Contributor : Hal Ifip <>
Submitted on : Monday, August 11, 2014 - 8:37:12 AM
Last modification on : Wednesday, June 26, 2019 - 4:00:08 PM
Long-term archiving on: : Thursday, November 27, 2014 - 10:56:03 AM

File

paper.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Apan Qasem, Jichi Guo, Faizur Rahman, Qing Yi. Exposing Tunable Parameters in Multi-threaded Numerical Code. IFIP International Conference on Network and Parallel Computing (NPC), Sep 2010, Zhengzhou, China. pp.46-60, ⟨10.1007/978-3-642-15672-4_6⟩. ⟨hal-01054957⟩

Share

Metrics

Record views

213

Files downloads

348