Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 conference on Asia South Pacific design automation , ASPDAC, pp.233-239, 2003. ,
DOI : 10.1145/1119772.1119818
Networks on chips: a new SoC paradigm, Computer, vol.35, issue.1, pp.70-78, 2002. ,
DOI : 10.1109/2.976921
Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.1, pp.3-21, 2009. ,
DOI : 10.1109/TCAD.2008.2010691
Energy and latency evaluation of NoC topologies, ISCAS 2005, pp.5866-5869, 2005. ,
On-chip communication architecture exploration, ACM Transactions on Design Automation of Electronic Systems, vol.12, issue.3, pp.20-40, 2007. ,
DOI : 10.1145/1255456.1255460
Route packets, not wires: on-chip interconnection networks, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232), pp.684-689, 2001. ,
DOI : 10.1109/DAC.2001.935594
The future of wires, Proceedings of the IEEE, pp.490-504, 2001. ,
Region-Based Routing: A Mechanism to Support Efficient Routing Algorithms in NoCs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.356-369, 2009. ,
DOI : 10.1109/TVLSI.2008.2012010
An Efficient Implementation of Distributed Routing Algorithms for NoCs, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), pp.87-96, 2008. ,
DOI : 10.1109/NOCS.2008.4492728
Implementation and Evaluation of On-Chip Network Architectures, 2006 International Conference on Computer Design, pp.477-484, 2006. ,
DOI : 10.1109/ICCD.2006.4380859
On the Potential of NoC Virtualization for Multicore Chips, 2008 International Conference on Complex, Intelligent and Software Intensive Systems, pp.165-177, 2008. ,
DOI : 10.1109/CISIS.2008.97
Flexible DOR routing for virtualization of multicore chips, 2009 International Symposium on System-on-Chip, pp.73-76, 2009. ,
DOI : 10.1109/SOCC.2009.5335673
Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, issue.10, pp.1866-1879, 2008. ,
DOI : 10.1109/TCAD.2008.2003301