Service interruption on Monday 11 July from 12:30 to 13:00: all the sites of the CCSD (HAL, EpiSciences, SciencesConf, AureHAL) will be inaccessible (network hardware connection).
Skip to Main content Skip to Navigation
Conference papers

A Worst Case Performance Model for TDM Virtual Circuit in NoCs

Abstract : In Network-on-Chip (NoC), Time-Division-Mutiplexing (TDM) Virtual Circuit (VC) is well recognized as being capable to provide guaranteed services in both latency and bandwidth. We propose a method of modeling TDM based VC by using Network Calculus. We derive a tight upper bound of end-to-end delay and buffer requirement for indivdual VC. The performance analysis using Latency-Rate server is also presented in comparsion with our Performance model for TDM Virtual Circuit in NoCs (Pemvin). We conducted experiments on comparing Pemvin to the Latency-Rate server model. Our experiment results show the improvement of Pemvin on tightening the upper bound of end-to-end delay and buffer requirement.
Document type :
Conference papers
Complete list of metadata

Cited literature [10 references]  Display  Hide  Download
Contributor : Hal Ifip Connect in order to contact the contributor
Submitted on : Monday, August 11, 2014 - 9:35:30 AM
Last modification on : Friday, August 11, 2017 - 5:44:25 PM
Long-term archiving on: : Tuesday, April 11, 2017 - 7:30:34 PM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License



Zhipeng Chen, Axel Jantsch. A Worst Case Performance Model for TDM Virtual Circuit in NoCs. IFIP International Conference on Network and Parallel Computing (NPC), Sep 2010, Zhengzhou, China. pp.452-461, ⟨10.1007/978-3-642-15672-4_38⟩. ⟨hal-01054964⟩



Record views


Files downloads