| HAL-Inria | Publications, software ... of Inria's scientists |
Conference papers
A Worst Case Performance Model for TDM Virtual Circuit in NoCs
Abstract : In Network-on-Chip (NoC), Time-Division-Mutiplexing (TDM) Virtual Circuit (VC) is well recognized as being capable to provide guaranteed services in both latency and bandwidth. We propose a method of modeling TDM based VC by using Network Calculus. We derive a tight upper bound of end-to-end delay and buffer requirement for indivdual VC. The performance analysis using Latency-Rate server is also presented in comparsion with our Performance model for TDM Virtual Circuit in NoCs (Pemvin). We conducted experiments on comparing Pemvin to the Latency-Rate server model. Our experiment results show the improvement of Pemvin on tightening the upper bound of end-to-end delay and buffer requirement.
Cited literature [10 references]
https://hal.inria.fr/hal-01054964
Contributor : Hal Ifip <>
Submitted on : Monday, August 11, 2014 - 9:35:30 AM
Last modification on : Friday, August 11, 2017 - 5:44:25 PM
Long-term archiving on: : Tuesday, April 11, 2017 - 7:30:34 PM
Contributor : Hal Ifip <>
Submitted on : Monday, August 11, 2014 - 9:35:30 AM
Last modification on : Friday, August 11, 2017 - 5:44:25 PM
Long-term archiving on: : Tuesday, April 11, 2017 - 7:30:34 PM
File
IWNoC_136_final.pdf
Files produced by the author(s)
Licence
Distributed under a Creative Commons Attribution 4.0 International License