Skip to Main content Skip to Navigation
Conference papers

A Methodology for Design of Unbuffered Router Microarchitecture for S-Mesh NoC

Abstract : Currently, most of Network on-Chip (NoC) architectures have some limitation in routing decisions. And it makes router nodes overloaded, and sequentially forms deadlock, livelock and congestion. A simple unbuffered router microarchitecture for S-mesh NoC architecture is proposed in this paper. Unbuffered router transforms message without making routing decision. Simulation results showed that S-mesh could get optimal performance in message latency compared with 2D-mesh, Butterfly and Octagon NoC architectures. The Design Compiler synthesis results showed that unbuffered router has obvious advantages on area, and it gets higher operation speed.
Document type :
Conference papers
Complete list of metadata

Cited literature [24 references]  Display  Hide  Download

https://hal.inria.fr/hal-01054965
Contributor : Hal Ifip <>
Submitted on : Monday, August 11, 2014 - 9:34:48 AM
Last modification on : Wednesday, May 29, 2019 - 6:04:02 PM
Long-term archiving on: : Wednesday, November 26, 2014 - 9:30:19 PM

File

NPC10-IWNoC-105.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Hao Liu, Feifei Cao, Dongsheng Liu, Xuecheng Zou, Zhigang Zhang. A Methodology for Design of Unbuffered Router Microarchitecture for S-Mesh NoC. IFIP International Conference on Network and Parallel Computing (NPC), Sep 2010, Zhengzhou, China. pp.442-451, ⟨10.1007/978-3-642-15672-4_37⟩. ⟨hal-01054965⟩

Share

Metrics

Record views

182

Files downloads

502