Abstract : DRAM row buffer conflicts can increase the memory access latency significantly for single-threaded applications. In a chip multiprocessor system, multiple applications competing for DRAM will suffer additional row buffer conflicts due to interthread interference. This paper presents a new hardware and software cooperative DRAM bank partitioning method that combines page coloring and XOR cache mapping to evaluate the benefit potential of reducing interthread interference. Using SPECfp2000 as our benchmarks, our simulation results show that our scheme can boost the performance of the most benchmark combinations tested, with the speedups of up to 13%, 14% and 8.06% observed for two cores (with 16 banks), two cores (with 32 banks) and four cores (with 32 banks).
https://hal.inria.fr/hal-01054975
Contributeur : Hal Ifip
<>
Soumis le : lundi 11 août 2014 - 09:16:03
Dernière modification le : lundi 15 janvier 2018 - 12:20:02
Document(s) archivé(s) le : mercredi 26 novembre 2014 - 21:36:33
