A. Agarwal, J. Kubiatowicz, D. Kranz, B. H. Lim, D. Yeoung et al., Sparcle: an evolutionary processor design for large-scale multiprocessors, IEEE Micro, vol.13, issue.3, pp.3-48, 1993.
DOI : 10.1109/40.216748

J. M. Borkenhagen, R. J. Eickemeyer, R. N. Kalla, and S. R. Kunkel, A multithreaded PowerPC processor for commercial servers, IBM Journal of Research and Development, vol.44, issue.6, pp.885-898, 2000.
DOI : 10.1147/rd.446.0885

U. Brinkschulte, D. Lohn, and M. Pacher, Towards a Statistical Model of a Microprocessor???s Throughput by Analyzing Pipeline Stalls, pp.82-90, 2009.
DOI : 10.1007/978-3-642-10265-3_8

U. Brinkschulte and M. Pacher, Implementing Control Algorithms Within a Multithreaded Java Microcontroller, ARCS. pp, pp.33-49, 2005.
DOI : 10.1007/978-3-540-31967-2_3

U. Brinkschulte and M. Pacher, Improving the Real-time Behaviour of a Multithreaded Java Microcontroller by Control Theory and Model Based Latency Prediction, 10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems, pp.82-96, 2005.
DOI : 10.1109/WORDS.2005.38

U. Brinkschulte and M. Pacher, A Control Theory Approach to Improve the Real-Time Capability of Multi-Threaded Microprocessors, 2008 11th IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC), pp.399-404, 2008.
DOI : 10.1109/ISORC.2008.8

F. Cazorla, E. Fernandez, P. Knijnenburg, A. Ramirez, R. Sakellariou et al., Architectural support for real-time task scheduling in SMT processors, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems , CASES '05, 2004.
DOI : 10.1145/1086297.1086320

R. Dorf and R. Bishop, Modern Control Systems, IEEE Transactions on Systems, Man, and Cybernetics, vol.11, issue.8, 2002.
DOI : 10.1109/TSMC.1981.4308749

F. Kluge, J. Mische, S. Uhrig, and T. Ungerer, CAR-SoC -Towards and Autonomic SoC Node, Second International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems, 2006.

J. Kreuzinger, U. Brinkschulte, M. Pfeffer, S. Uhrig, and T. Ungerer, Real-time event-handling and scheduling on a multithreaded Java microcontroller, Microprocessors and Microsystems, vol.27, issue.1, pp.19-31, 2003.
DOI : 10.1016/S0141-9331(02)00082-0

J. Kreuzinger, M. Pfeffer, T. Ungerer, U. Brinkschulte, and C. Krakowski, The Komodo Project: Real-Time Java Based on a Multithreaded Java Microcontroller, PDPTA 2000 International Conference on Parallel and Distributed Processing Techniques and Applications, 2000.

J. Kreuzinger, Echtzeitfähige Ereignisbehandlung mit Hilfe eines mehrfädigen Java- Mikrocontrollers, Logos Verlag Berlin, 2001.

H. Lutz and W. Wendt, Taschenbuch der Regelungstechnik, 2002.

D. Marr, F. Binns, D. Hill, G. Hinton, D. Koufaty et al., Hyper-Threading Technology Architecture and Microarchitecture: A Hypertext History, Intel Technology Journal, vol.6, 2002.

A. Metzner and J. Niehaus, MSparc: Multithreading in Real-time Architectures, J. Universal Comput. Sci, vol.6, pp.10-1034, 2000.

A. Mikschl and W. Damm, MSparc: A multithreaded sparc, Lecture Notes in Computer Science, vol.1123, pp.461-469, 1996.
DOI : 10.1007/BFb0024737

M. Nickschas and U. Brinkschulte, Guiding Organic Management in a Service-Oriented Real-Time Middleware Architecture, 6th IFIP Workshop on Software Technologies for Future Embedded and Ubiquitous Systems, 2008.
DOI : 10.1109/TC.1980.1675516

E. Norden, A Multithreaded RISC/DSP Processor with High Speed Interconnect, Hot Chips, vol.15, 2003.

M. Pfeffer, T. Ungerer, S. Uhrig, and U. Brinkschulte, Connecting peripherial interfaces to a multi-threaded java microcontroller. Workshop on java in embedded systems, ARCS, vol.2002, 2002.

M. Pfeffer, Ein echtzeitfähiges Javasystem für einen mehrfädigen Java-Mikrocontroller, Logos Verlag Berlin, 2004.

J. Stokes, IBM's 8-core POWER7: twice the muscle, half the transistors ibms-8-core-power7-twice-the-muscle-half-the-transistors.ars 31, Ars Technica, vol.09, 2005.

M. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat et al., The Raw microprocessor: a computational fabric for software circuits and general-purpose programs, IEEE Micro, vol.22, issue.2, 2002.
DOI : 10.1109/MM.2002.997877

D. N. Truong, W. H. Cheng, T. Mohsenin, Z. Yu, A. T. Jacobson et al., A 167-Processor Computational Platform in 65 nm CMOS, IEEE Journal of Solid-State Circuits, vol.44, issue.4, pp.1130-1144, 2009.
DOI : 10.1109/JSSC.2009.2013772

S. Uhrig, C. Liemke, M. Pfeffer, J. Becker, U. Brinkschulte et al., Implementing real-time scheduling within a multithreaded java microcontroller, 6th Workshop on Multithreaded Execution, Architecture, and Compilation MTEAC-6 conjunction with 35th International Symposium on Microarchitecture MICRO, p.35, 2002.

S. Uhrig and J. Wiese, jamuth, Proceedings of the 5th international workshop on Java technologies for real-time and embedded systems, JTRES '07, pp.230-237, 2007.
DOI : 10.1145/1288940.1288974

Z. Yu, M. Meeuwsen, R. Apperson, O. Sattari, M. Lai et al., An asynchronous array of simple processors for dsp applications, IEEE International Solid-State Circuits Conference, pp.428-429, 2006.