M. Matsui and J. Nakajima, On the Power of Bitslice Implementation on Intel Core2 Processor, Proc. CHES 2007, pp.121-134, 2007.
DOI : 10.1007/978-3-540-74735-2_9

D. Yamamoto, J. Yajima, and K. Itoh, A Very Compact Hardware Implementation of the MISTY1 Block Cipher, Proc. CHES 2008, pp.315-330, 2008.
DOI : 10.1007/978-3-540-85053-3_20

M. Matsui, New block encryption algorithm MISTY, Proc. FSE 1997, pp.54-68, 1997.
DOI : 10.1007/BFb0052334

K. Marinis, N. Moshopoulos, F. Karoubalis, and K. Pekmestzi, On the Hardware Implementation of the 3GPP Confidentiality and Integrity Algorithms, Proc. ISC 2001, pp.248-265, 2001.
DOI : 10.1007/3-540-45439-X_17

A. Satoh and S. Morioka, Small and High-Speed Hardware Architectures for the 3GPP Standard Cipher KASUMI, Proc. ISC 2002, pp.48-62, 2002.
DOI : 10.1007/3-540-45811-5_4

H. Kim, Y. Choi, M. Kim, and H. Ryu, Hardware implementation of the 3GPP KA- SUMI crypto algorithm, Proc. ITC-CSCC-2002, pp.317-320, 2002.

T. Balderas and R. Cumplido, An Efficient Hardware Implementation of the KASUMI Block Cipher for Third Generation Cellular Networks, Proc. GSPx2004, 2004.

T. Balderas and R. Cumplido, An efficient reuse-based approach to implement the 3GPP KASUMI block cipher, (ICEEE). 1st International Conference on Electrical and Electronics Engineering, 2004., pp.113-118, 2004.
DOI : 10.1109/ICEEE.2004.1433860

H. Kim and S. Lee, Design and Implementation of a Private and Public Key Crypto Processor and Its Application to a Security System, IEEE Transactions on Consumer Electronics, vol.50, issue.1, pp.214-224, 2004.

P. Kitsos, M. Galanis, and O. Koufopavlou, High-speed hardware implementations of the KASUMI block cipher, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), pp.549-552, 2004.
DOI : 10.1109/ISCAS.2004.1329330

T. Balderas and R. Cumplido, High performance encryption cores for 3G networks, Proceedings of the 42nd annual conference on Design automation , DAC '05, pp.240-243, 2005.
DOI : 10.1145/1065579.1065642

T. Balderas, R. Cumplido, and C. Feregrino-uribe, On the design and implementation of a RISC processor extension for the KASUMI encryption algorithm, Computers & Electrical Engineering, vol.34, issue.6, pp.531-546, 2008.
DOI : 10.1016/j.compeleceng.2007.11.003