Skip to Main content Skip to Navigation
Conference papers

An Energy-Efficient FPGA-Based Packet Processing Framework

Abstract : Modern packet processing hardware (e.g. IPv6-supported routers) demands high processing power, while it also should be power-efficient. In this paper we present an architecture for high-speed packet processing with a hierarchical chip-level power management that minimizes the energy consumption of the system. In particular, we present a modeling framework that provides an easy way to create new networking applications on an FPGA based board. The development environment consists of a modeling environment, where the new application is modeled in SystemC. Furthermore, our power management is modeled and tested against different traffic loads through extensive simulation analysis. Our results show that our proposed solution can help to reduce the energy consumption significantly in a wide range of traffic scenarios.
Document type :
Conference papers
Complete list of metadata

Cited literature [9 references]  Display  Hide  Download

https://hal.inria.fr/hal-01056561
Contributor : Hal Ifip <>
Submitted on : Wednesday, August 20, 2014 - 10:53:14 AM
Last modification on : Friday, December 8, 2017 - 6:04:02 PM
Long-term archiving on: : Thursday, November 27, 2014 - 11:24:07 AM

File

030_scalopes_eunice2010_final....
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Daniel Horvath, Imre Bertalan, Istvan Moldován, Tuan Anh Trinh. An Energy-Efficient FPGA-Based Packet Processing Framework. 16th EUNICE/IFIP WG 6.6 Workshop on Networked Services and Applications - Engineering, Control and Management (EUNICE), Jun 2010, Trondheim, Norway. pp.31-40, ⟨10.1007/978-3-642-13971-0_4⟩. ⟨hal-01056561⟩

Share

Metrics

Record views

247

Files downloads

720