Skip to Main content Skip to Navigation
Conference papers

Structural DfT Strategy for High-Speed ADCs

Abstract : This paper presents a Design-for-Test (DfT) approach for folded ADCs. A sensor DfT circuit is designed to sample several internal ADC test points at the same time, so that, by computing the relative deviation among them the presence of defects can be detected. A fault evaluation is done considering a behavioral model to compare the coverage of the proposed test approach with a functional test. Afterwards, a fault simulation is used on a transistor level implementation of the ADC to establish the optimum threshold limits for the DfT circuit that maximize the fault coverage figure.
Document type :
Conference papers
Complete list of metadata

Cited literature [12 references]  Display  Hide  Download

https://hal.inria.fr/hal-01060779
Contributor : Hal Ifip <>
Submitted on : Thursday, November 23, 2017 - 4:36:53 PM
Last modification on : Wednesday, November 29, 2017 - 12:08:50 PM

File

LechugaMMB10.pdf
Files produced by the author(s)

Licence


Distributed under a Creative Commons Attribution 4.0 International License

Identifiers

Citation

Yolanda Lechuga, Roman Mozuelos, Mar Martínez, Salvador Bracho. Structural DfT Strategy for High-Speed ADCs. First IFIP WG 5.5/SOCOLNET Doctoral Conference on Computing, Electrical and Industrial Systems (DoCEIS), Feb 2010, Costa de Caparica, Portugal. pp.529-536, ⟨10.1007/978-3-642-11628-5_59⟩. ⟨hal-01060779⟩

Share

Metrics

Record views

147

Files downloads

577