U. Nageldinger, Coarse-grained Reconfigurable Architectures Design Space Exploration, 2001.

N. Bruchon, G. Cambon, L. Torres, and G. Sassatelli, Magnetic remanent memory structures for dynamically reconfigurable FPGA, International Conference on Field Programmable Logic and Applications, 2005., pp.687-690, 2005.
DOI : 10.1109/FPL.2005.1515813
URL : https://hal.archives-ouvertes.fr/lirmm-00106055

N. Bruchon, L. Torres, G. Sassatelli, and G. Cambon, Magnetic tunnelling junction based FPGA, Proceedings of the internation symposium on Field programmable gate arrays , FPGA'06, pp.123-130, 2006.
DOI : 10.1145/1117201.1117220
URL : https://hal.archives-ouvertes.fr/lirmm-00102779

R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, pp.642-649, 2001.
DOI : 10.1109/DATE.2001.915091

. Zain-ul-abdin and B. Svensson, Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing, Microprocessors and Microsystems, vol.33, issue.3, pp.161-178, 2009.
DOI : 10.1016/j.micpro.2008.10.003

C. Ebeling, The General Rapid Architecture Description, 2002.

S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi et al., PipeRench: a coprocessor for streaming multimedia acceleration, Proceedings of the 26th International Symposium on Computer Architecture (Cat. No.99CB36367), pp.28-39, 1999.
DOI : 10.1109/ISCA.1999.765937

N. Bruchon, L. Torres, G. Sassatelli, and G. Cambon, New non-volatile FPGA concept using Magnetic Tunneling Junction, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06), pp.269-276, 2006.
DOI : 10.1109/ISVLSI.2006.68
URL : https://hal.archives-ouvertes.fr/lirmm-00102767

W. Zhao, E. Belhaire, B. Dieny, G. Prenat, and C. Chappert, TAS-MRAM based Nonvolatile FPGA logic circuit, International Conference on Field-Programmable Technology, pp.153-160, 2007.
DOI : 10.1109/fpt.2007.4439244

Y. Guillemenet, L. Torres, G. Sassatelli, N. Bruchon, and I. Hassoune, A non-volatile runtime FPGA using thermally assisted switching MRAMS, International Conference on Field-Programmable Logic and Applications, pp.421-426, 2008.
DOI : 10.1109/fpl.2008.4629974
URL : https://hal.archives-ouvertes.fr/lirmm-00595008

W. Zhao, E. Belhaire, Q. Mistral, E. Nicolle, T. Devolder et al., Integration of Spin-RAM technology in FPGA circuits, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings, pp.799-802, 2006.
DOI : 10.1109/ICSICT.2006.306511

J. Debrosse, C. Arndt, C. Barwin, A. Bette, D. Gogl et al., A 16Mb MRAM featuring bootstrapped write drivers, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525), pp.2004-454, 2004.
DOI : 10.1109/VLSIC.2004.1346648

V. Silva, L. B. Oliveira, J. R. Fernandes, M. P. Véstias, and H. C. Neto, Run-Time Reconfigurable Array Using Magnetic RAM, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools, 2009.
DOI : 10.1109/DSD.2009.198