Skip to Main content Skip to Navigation
Conference papers

Using the Spring Physical Model to Extend a Cooperative Caching Protocol for Many-Core Processors

Abstract : As the number of embedded cores grows up, the off-chip memory wall becomes an overwhelming bottleneck. As a consequence, it is more and more prevalent to efficiently exploit on-chip data storage. In a previous work, we proposed a data sliding mechanism that allows to store data onto our closest neighborhood, even under heavy stress loads. However, each cache block is allowed to migrate only one time to a neighbor's cache (e.g. 1-Chance Forwarding). In this paper, we propose an extension of our mechanism in order to expand the cooperative caching area. Our work is based on an adaptive physical model, where each cache block is considered as a mass connected to a spring. This technique constrains data migration according to the spring constant and the difference of work-loads between cores. This adaptive data sliding approach leads to a balanced spread of data on the chip and therefore improves on-chip storage. On-chip data access has been evaluated using an analytical approach. Results show that the extended data sliding increases the global cache hit rate on the chip, especially in the context of juxtaposed hot spots.
Complete list of metadata

Cited literature [27 references]  Display  Hide  Download
Contributor : Loïc Cudennec Connect in order to contact the contributor
Submitted on : Tuesday, October 14, 2014 - 12:41:05 PM
Last modification on : Monday, October 11, 2021 - 2:23:44 PM
Long-term archiving on: : Thursday, January 15, 2015 - 10:30:45 AM


Files produced by the author(s)


Distributed under a Creative Commons Attribution - NonCommercial - NoDerivatives 4.0 International License


  • HAL Id : hal-01071470, version 1


Safae Dahmani, Loïc Cudennec, Stéphane Louise, Guy Gogniat. Using the Spring Physical Model to Extend a Cooperative Caching Protocol for Many-Core Processors. IEEE 8th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-14), Sep 2014, Aizu-Wakamatsu, Japan. ⟨hal-01071470⟩



Les métriques sont temporairement indisponibles