CHAMELEON: CHANNEL Efficient Optical Network-on-Chip

Abstract : The next generation of MPSoC points to the integration of thousands of IP cores, requiring high performance interconnect for high throughput communications. Optical on-chip interconnect enables significantly increased bandwidth and decreased latency in MPSoC. However, the interface between electrical and photonic devices implies strong layout constraints that may impact the system performance and scalability. In this paper, we propose a novel optical interconnect named CHAMELEON. The interface simplifies the layout and allows the bandwidth between IP cores to be adapted according to the communication requirements. Compared to related networks, CHAMELEON demonstrates improved scalability and flexibility at the cost of minor increase in power consumption.
Type de document :
Communication dans un congrès
IEEE International Conference on Design Automation and Test in Europe (DATE), Mar 2014, Dresden, Germany. 2014, 〈10.7873/DATE.2014.317〉
Liste complète des métadonnées

Littérature citée [12 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01075358
Contributeur : Sébastien Le Beux <>
Soumis le : vendredi 17 octobre 2014 - 14:01:52
Dernière modification le : lundi 19 mars 2018 - 22:38:02
Document(s) archivé(s) le : dimanche 18 janvier 2015 - 10:26:13

Fichier

DATE-2014.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Collections

Citation

Sébastien Le Beux, Hui Li, Ian O'Connor, Kazem Cheshmi, Xuchen Liu, et al.. CHAMELEON: CHANNEL Efficient Optical Network-on-Chip. IEEE International Conference on Design Automation and Test in Europe (DATE), Mar 2014, Dresden, Germany. 2014, 〈10.7873/DATE.2014.317〉. 〈hal-01075358〉

Partager

Métriques

Consultations de la notice

273

Téléchargements de fichiers

282