I. O. Connor, Reduction Methods for Adapting Optical Network on Chip Topologies to Specific Routing Applications, Proceedings of DCIS, 2008.

A. Shacham, K. Bergman, and L. P. Carloni, Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors, IEEE Transactions on Computers, vol.57, issue.9, pp.1246-1260, 2008.
DOI : 10.1109/TC.2008.78

Y. Ye, A Torus-based Hierarchical Optical-Electronic Networkon-Chip for Multiprocessor System-on-Chip, ACM Journal on Emerging Technologies in Computing Systems, 2012.

S. L. Beux, Layout Guidelines for 3D Architectures including Optical Ring Network-on-Chip (ORNoC), 19th IFIP/IEEE VLSI- SOC International Conference, 2011.
URL : https://hal.archives-ouvertes.fr/inria-00618605

L. Ramini, D. Bertozzi, and L. P. Carloni, Engineering a Bandwidth-Scalable Optical Layer for a 3D Multi-core Processor with Awareness of Layout Constraints, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, 2012.
DOI : 10.1109/NOCS.2012.29

A. Biberman, K. Preston, G. Hendry, N. Sherwood-droz, J. Chan et al., Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors, ACM Journal on Emerging Technologies in Computing Systems, vol.7, issue.2, pp.1-725
DOI : 10.1145/1970406.1970409

D. Vantrease, Corona: System Implications of Emerging Nanophotonic Technology, 2008 International Symposium on Computer Architecture, pp.153-164, 2008.
DOI : 10.1109/ISCA.2008.35

J. Psota, ATAC: Improving performance and programmability with on-chip optical networks, Proceedings of 2010 IEEE International Symposium on Circuits and Systems, pp.3325-3328, 2010.
DOI : 10.1109/ISCAS.2010.5537892

J. Van-campenhout, A Compact SOI-Integrated Multiwavelength Laser Source Based on Cascaded InP Microdisks, IEEE Photonics Technology Letters, vol.20, issue.16, pp.1345-1347, 2008.
DOI : 10.1109/LPT.2008.926857

L. Ramini, P. Grani, S. Bartolini, and D. Bertozzi, Contrasting wavelength-routed optical NoC topologies for powerefficient 3D-stacked multicore processors using physical-layer analysis, Proceedings of the Conference on Design, Automation and Test in Europe (DATE), 2013.

Z. Chen, H. Gu, Y. Yang, and K. Chen, Low Latency and Energy Efficient Optical Network-on-Chip Using Wavelength Assignment, IEEE Photonics Technology Letters, vol.24, issue.24, p.2012

R. Ho, K. W. Mai, and M. A. Horowitz, The future of wires, Proceedings of the IEEE, pp.490-504, 2001.
DOI : 10.1109/5.920580