Definition, Semantics, and Analysis of Multirate Synchronous AADL, Proc. of FM, 2014. ,
DOI : 10.1007/978-3-319-06410-9_7
The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, issue.2, pp.87-152, 1992. ,
DOI : 10.1016/0167-6423(92)90005-V
URL : https://hal.archives-ouvertes.fr/inria-00075711
Communicating reactive processes, Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '93, pp.85-98, 1993. ,
DOI : 10.1145/158511.158526
Multiclock Esterel, Proc. of CHARME, pp.110-125, 2001. ,
DOI : 10.1007/3-540-44798-9_10
Action Language, Proceedings of the 22nd international conference on Software engineering , ICSE '00, 2000. ,
DOI : 10.1145/337180.337219
Synchronous design flow for Globally Asynchronous Locally Synchronous systems, Proc. of ICC. WSEAS, 2006. ,
Towards Performance Prediction of Compositional Models in Industrial GALS Designs, Proc. of CAV, 2009. ,
DOI : 10.1007/978-3-642-02658-4_18
URL : https://hal.archives-ouvertes.fr/inria-00381657
A Verification Approach for GALS Integration of Synchronous Components, Electronic Notes in Theoretical Computer Science, vol.146, issue.2, pp.105-131, 2006. ,
DOI : 10.1016/j.entcs.2005.05.038
Compiler Construction Using LOTOS NT, Proc. of CC, 2002. ,
DOI : 10.1007/3-540-45937-5_3
CADP 2011: a toolbox for the construction and analysis of distributed processes, International Journal on Software Tools for Technology Transfer, vol.1, issue.1/2, pp.89-107, 2013. ,
DOI : 10.1007/s10009-012-0244-z
URL : https://hal.archives-ouvertes.fr/hal-00715056
On the semantics of communicating hardware processes and their translation into LOTOS for the verification of asynchronous circuits with CADP, Science of Computer Programming, vol.74, issue.3, 2009. ,
DOI : 10.1016/j.scico.2008.09.011
URL : https://hal.archives-ouvertes.fr/inria-00381642
Verification of GALS Systems by Combining Synchronous Languages and Process Calculi, Proc. of SPIN, pp.241-260, 2009. ,
DOI : 10.1007/978-3-540-27813-9_47
URL : https://hal.archives-ouvertes.fr/inria-00388819
System design of a CC-NUMA multiprocessor architecture using formal specification, model-checking, co-simulation, and test generation, STTT, vol.3, issue.3, pp.314-331, 2001. ,
URL : https://hal.archives-ouvertes.fr/inria-00072597
Automatic Production of Globally Asynchronous Locally Synchronous Systems, Proc. of EMSOFT, pp.266-281, 2002. ,
DOI : 10.1007/3-540-45828-X_20
On the Formal Verification of Systems of Synchronous Software Components, Proc. of SAFECOMP, 2012. ,
DOI : 10.1007/978-3-642-33678-2_25
Automated consistency checking of requirements specifications, ACM Transactions on Software Engineering and Methodology, vol.5, issue.3, pp.231-261, 1996. ,
DOI : 10.1145/234426.234431
Communicating sequential processes, Communications of the ACM, vol.21, issue.8, pp.666-677, 1978. ,
DOI : 10.1145/359576.359585
The model checker SPIN, IEEE Transactions on Software Engineering, vol.23, issue.5, 1997. ,
DOI : 10.1109/32.588521
GRL: A Specification Language for Globally Asynchronous Locally Synchronous Systems, Research Report Inria, vol.8527, 2014. ,
DOI : 10.1007/978-3-319-11737-9_15
URL : https://hal.archives-ouvertes.fr/hal-01082348
Model Checking and Co-simulation of a Dynamic Task Dispatcher Circuit Using CADP, Proc. of FMICS, 2011. ,
DOI : 10.1007/978-3-642-24431-5_14
URL : https://hal.archives-ouvertes.fr/hal-00642029
Requirements specification for process-control systems, IEEE Transactions on Software Engineering, vol.20, issue.9, pp.684-707, 1994. ,
DOI : 10.1109/32.317428
SystemJ: A GALS language for system level design, Computer Languages, Systems & Structures, vol.36, issue.4, pp.317-344, 2010. ,
DOI : 10.1016/j.cl.2010.01.001
URL : https://hal.archives-ouvertes.fr/hal-00753512
Formal Verification of Flight Critical Software, AIAA Guidance, Navigation, and Control Conference and Exhibit, 2005. ,
DOI : 10.2514/6.2005-6431
Modeling and validating globally asynchronous design in synchronous frameworks, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004. ,
DOI : 10.1109/DATE.2004.1268877
State space generation for Petri nets-based GALS systems, 2012 IEEE International Conference on Industrial Technology, 2012. ,
DOI : 10.1109/ICIT.2012.6210007
Practical design of globallyasynchronous locally-synchronous systems, Proc. of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, 2000. ,
Communicating reactive state machines: Design, model and implementation, IFAC Workshop on Distributed Computer Control Systems, 1998. ,
Generalized latency-insensitive systems for single-clock and multi-clock architectures, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004. ,
DOI : 10.1109/DATE.2004.1269025
Synthesizing Globally Asynchronous Locally Synchronous Systems With IEC 61499, IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews), vol.42, issue.6, pp.1465-1477, 2012. ,
DOI : 10.1109/TSMCC.2012.2191404