Design Space Exploration in an FPGA-Based Software Defined Radio

Abstract : The FPGA (Field Programmable Gate Array) technology is expected to play a key role in the development of Software Defined Radio (SDR) platforms. To this aim, leveraging the nascent High-Level Synthesis (HLS) tools, a design flow from high-level specifications to Register-Transfer Level (RTL) description can be thought. Based on such a flow, this paper describes the Design Space Exploration (DSE) that can be achieved using loop optimizations. The mainstream objective is to demonstrate the compile-time flexibility of an architecture when associated with a reconfigurable platform. Throughout both IEEE 802.15.4 and IEEE 802.11g waveform examples, we show how the FPGA resources can be tuned according to a targeted throughput.
Type de document :
Communication dans un congrès
Euromicro Conference on Digital System Design, Aug 2014, Verona, Italy. 〈10.1109/DSD.2014.44〉
Liste complète des métadonnées

Littérature citée [13 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01084781
Contributeur : Matthieu Gautier <>
Soumis le : jeudi 20 novembre 2014 - 16:53:35
Dernière modification le : mercredi 11 avril 2018 - 02:00:44
Document(s) archivé(s) le : lundi 23 février 2015 - 08:45:33

Fichier

06927222.pdf
Fichiers éditeurs autorisés sur une archive ouverte

Licence


Copyright (Tous droits réservés)

Identifiants

Citation

Matthieu Gautier, Ganda Stephane Ouedraogo, Olivier Sentieys. Design Space Exploration in an FPGA-Based Software Defined Radio. Euromicro Conference on Digital System Design, Aug 2014, Verona, Italy. 〈10.1109/DSD.2014.44〉. 〈hal-01084781〉

Partager

Métriques

Consultations de la notice

1451

Téléchargements de fichiers

178