Skip to Main content Skip to Navigation
Preprints, Working Papers, ...

Translation Validation for Synchronous Data-flow Specification in the SIGNAL Compiler

van Chan Ngo 1 Jean-Pierre Talpin 1 Thierry Gautier 2 
1 ESPRESSO - Synchronous programming for the trusted component-based engineering of embedded systems and mission-critical systems
IRISA - Institut de Recherche en Informatique et Systèmes Aléatoires, Inria Rennes – Bretagne Atlantique
2 TEA - Tim, Events and Architectures
Inria Rennes – Bretagne Atlantique , IRISA-D4 - LANGAGE ET GÉNIE LOGICIEL
Abstract : We present a method to construct a validator based on trans-lation validation approach to prove the value-equivalence of variables in the Signal compiler. The computation of output signals in a Signal program and their counterparts in the generated C code is represented by a Synchronous Data-flow Value-Graph (Sdvg). The validator proves that every output signal and its counterpart variable have the same val-ues by transforming the Sdvg graph.
Document type :
Preprints, Working Papers, ...
Complete list of metadata

Cited literature [16 references]  Display  Hide  Download
Contributor : Van Chan Ngo Connect in order to contact the contributor
Submitted on : Wednesday, November 26, 2014 - 4:29:30 PM
Last modification on : Wednesday, February 2, 2022 - 3:50:55 PM
Long-term archiving on: : Friday, February 27, 2015 - 12:40:45 PM


Files produced by the author(s)


  • HAL Id : hal-01087801, version 1


van Chan Ngo, Jean-Pierre Talpin, Thierry Gautier. Translation Validation for Synchronous Data-flow Specification in the SIGNAL Compiler. 2014. ⟨hal-01087801⟩



Record views


Files downloads