Practical data value speculation for future high-end processors

Arthur Perais 1 André Seznec 1
1 ALF - Amdahl's Law is Forever
Inria Rennes – Bretagne Atlantique , IRISA-D3 - ARCHITECTURE
Abstract : Dedicating more silicon area to single thread perfor-mance will necessarily be considered as worthwhile in fu-ture – potentially heterogeneous – multicores. In particular, Value prediction (VP) was proposed in the mid 90's to en-hance the performance of high-end uniprocessors by break-ing true data dependencies. In this paper, we reconsider the concept of Value Predic-tion in the contemporary context and show its potential as a direction to improve current single thread performance. First, building on top of research carried out during the pre-vious decade on confidence estimation, we show that every value predictor is amenable to very high prediction accu-racy using very simple hardware. This clears the path to an implementation of VP without a complex selective reis-sue mechanism to absorb mispredictions. Prediction is per-formed in the in-order pipeline frond-end and validation is performed in the in-order pipeline back-end, while the out-of-order engine is only marginally modified. Second, when predicting back-to-back occurrences of the same instruction, previous context-based value predictors relying on local value history exhibit a complex critical loop that should ideally be implemented in a single cycle. To bypass this requirement, we introduce a new value predic-tor VTAGE harnessing the global branch history. VTAGE can seamlessly predict back-to-back occurrences, allowing predictions to span over several cycles. It achieves higher performance than previously proposed context-based pre-dictors. Specifically, using SPEC'00 and SPEC'06 benchmarks, our simulations show that combining VTAGE and a stride-based predictor yields up to 65% speedup on a fairly aggressive pipeline without support for selective reissue
Type de document :
Communication dans un congrès
International Symposium on High Performance Computer Architecture, Feb 2014, Orlando, FL, United States. pp.428 - 439, 2014, 〈http://hpca20.ece.ufl.edu/〉. 〈10.1109/HPCA.2014.6835952〉
Liste complète des métadonnées

Littérature citée [27 références]  Voir  Masquer  Télécharger

https://hal.inria.fr/hal-01088116
Contributeur : Arthur Perais <>
Soumis le : jeudi 27 novembre 2014 - 14:17:00
Dernière modification le : mercredi 16 mai 2018 - 11:23:28
Document(s) archivé(s) le : lundi 2 mars 2015 - 09:24:03

Fichier

practical_VP.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Relations

Citation

Arthur Perais, André Seznec. Practical data value speculation for future high-end processors. International Symposium on High Performance Computer Architecture, Feb 2014, Orlando, FL, United States. pp.428 - 439, 2014, 〈http://hpca20.ece.ufl.edu/〉. 〈10.1109/HPCA.2014.6835952〉. 〈hal-01088116〉

Partager

Métriques

Consultations de la notice

415

Téléchargements de fichiers

208