Configuration compression for Virtex FPGAs, the Symp. on Field-Programmable Custom Computing Machines, pp.147-159, 2001. ,
Configuration bitstream compression for dynamically reconfigurable fpgas, the Int. Conf. on Computer Aided Design, pp.766-773, 2004. ,
On Feasibility of FPGA Bitstream Compression During Placement and Routing, 2006 International Conference on Field Programmable Logic and Applications, pp.1-4, 2006. ,
DOI : 10.1109/FPL.2006.311306
VPR: a new packing, placement and routing tool for FPGA research, the Int. Conf. on Field Programmable Logic and Applications, pp.213-222, 1997. ,
DOI : 10.1007/3-540-63465-7_226
The VTR project, Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, FPGA '12, pp.77-86, 2012. ,
DOI : 10.1145/2145694.2145708
Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices, 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, pp.45-52, 2013. ,
DOI : 10.1109/FCCM.2013.40
Logic synthesis and optimization benchmarks user guide: version 3.0. MCNC, Tech. Rep, 1991. ,