C. A. Hoare, Communicating Sequential Processes, Communications of ACM, vol.21, issue.8, 1978.

R. Milner, A Calculus of Communicating Systems, Computer Science, vol.92, 1986.

S. Schneider, An Operational Semantics for Timed CSP . Information and Computation, vol.116, pp.193-213, 1995.
DOI : 10.1006/inco.1995.1014
URL : https://doi.org/10.1006/inco.1995.1014

R. Alur and D. L. Dill, A theory of timed automata, Theoretical Computer Science, vol.126, issue.2, pp.183-235, 1994.

R. Gascon, F. Mallet, and J. Deantoni, Logical time and temporal logics: comparing UML MARTE/CCSL and PSL. Temporal Representation and Reasoning (TIME), pp.141-148, 2011.
DOI : 10.1109/time.2011.10
URL : https://hal.archives-ouvertes.fr/hal-00597086

Y. Chen, STeC: A Location-Triggered Specification Language For Real-Time Systems, Science China, vol.53, issue.1, 2010.

H. Wu, Yixiang Chen and Min Zhang On Denotational Semantics of Spatio-Temporal Consistency Language STeC. International Symposium on Theoretical Aspects of Software Engineering, pp.113-120, 2013.

S. Cattani and M. Kwiatkowska, Under consideration for publication in Formal Aspects of Computing, vol.17, pp.138-159, 2005.

P. Parosh-aziz-abdulla, Y. Krcal, and . Wang, Sampled semantics of times automata, Logical Methods in Computer Science, vol.6, issue.14, pp.1-37, 2010.

C. Andre and F. Mallet, Clock Constraints in UML/MARTE CCSL. Research Report of Research Unit of INRIA Sophia Antipolis, 2008.
URL : https://hal.archives-ouvertes.fr/inria-00280941

C. Andre, Syntax and Semantics of the Clock Constraint Specification Language(CCSL), 2009.
URL : https://hal.archives-ouvertes.fr/inria-00384077

J. Suryadevara and C. Seceleanu, Frederic Mallet and Paul Pettersson. Verifying MARTE/CCSL Mode Behaviors using UPPAAL, 11th International Conference on Software Engineering and Formal Methods, vol.8137, pp.1-15, 2013.

F. Mallet, J. Millo, and Y. Romenska, State-based representation of CCSL operators, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00846684

I. Zaretska, G. Zholtkevych, and G. Zholtkevych, Clocks Model for Specification and Analysis of Timing in Real-Time Embedded Systems

R. Alur and D. Dill, Automata-theoretic Verification of Real-time Systems, 1995.

J. Ouaknine and S. Schneider, Timed CSP:A Retrospective, Electronic Notes in Theoretical Computer Science, vol.162, pp.273-276, 2006.
DOI : 10.1016/j.entcs.2005.12.093
URL : https://doi.org/10.1016/j.entcs.2005.12.093

A. W. Roscoe, A CSP solution to the "trains" problem
DOI : 10.1007/3-540-16047-7_60

P. Volker-diekert and . Gastin, Logic and Automata: History and Perspectives, Texts in Logic and Games, 2008.