A. Adir, H. Attiya, and G. Shurek, Information-flow models for shared memory with an application to the powerPC architecture, TPDS, 2003.
DOI : 10.1109/TPDS.2003.1199067

A. Adir and G. Shurek, Generating concurrent test-programs with collisions for multi-processor verification, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002., 2002.
DOI : 10.1109/HLDVT.2002.1224432

S. V. Adve and K. Gharachorloo, Shared memory consistency models: a tutorial, Computer, vol.29, issue.12, pp.66-76, 1995.
DOI : 10.1109/2.546611

M. Ahamad, R. A. Bazzi, R. John, P. Kohli, and G. Neiger, The power of processor consistency, Proceedings of the fifth annual ACM symposium on Parallel algorithms and architectures , SPAA '93, 1993.
DOI : 10.1145/165231.165264

J. Alglave, A Shared Memory Poetics, 2010.

J. Alglave, A. Fox, S. Ishtiaq, M. O. Myreen, S. Sarkar et al., The semantics of power and ARM multiprocessor machine code, Proceedings of the 4th workshop on Declarative aspects of multicore programming, DAMP '09, 2009.
DOI : 10.1145/1481839.1481842

J. Alglave, L. Maranget, S. Sarkar, and P. Sewell, Fences in Weak Memory Models, CAV, 2010.
DOI : 10.1007/978-3-642-14295-6_25

URL : https://hal.archives-ouvertes.fr/hal-01100859

A. and J. Maessen, Memory Model = Instruction Reordering + Store Atomicity, ISCA. IEEE Computer Society, 2006.

Y. Bertot and P. Casteran, Coq'Art, EATCS Texts in Theoretical Computer Science, 2004.
URL : https://hal.archives-ouvertes.fr/hal-00344237

H. Boehm and S. V. Adve, Foundations of the C++ Concurrency Memory Model, PLDI, 2008.

S. Burckhardt and M. Musuvathi, Effective Program Verification for Relaxed Memory Models, CAV, 2008.
DOI : 10.1007/978-3-540-70545-1_12

J. Cantin, M. Lipasti, and J. Smith, The complexity of verifying memory coherence, Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures , SPAA '03, 2003.
DOI : 10.1145/777412.777457

W. W. Collier, Reasoning About Parallel Architectures, 1992.

S. Hangal, D. Vahia, C. Manovit, J. J. Lu, and S. Narayanan, TSOtool, ISCA, 2004.
DOI : 10.1145/1028176.1006710

L. Higham, J. Kawash, and N. Verwaal, Weak memory consistency models part I: Definitions and comparisons, 1998.

L. Lamport, How to make a correct multiprocess program execute correctly on a multiprocessor, IEEE Transactions on Computers, vol.46, issue.7, pp.779-782, 1979.
DOI : 10.1109/12.599898

A. Landin, E. Hagersten, and S. Haridi, Race-free interconnection networks and multiprocessor consistency, ACM SIGARCH Computer Architecture News, vol.19, issue.3, pp.106-115, 1991.
DOI : 10.1145/115953.115964

J. Manson, W. Pugh, and S. V. Adve, The Java Memory Model, POPL, 2005.

S. Owens, S. Sarkar, and P. Sewell, A Better x86 Memory Model: x86-TSO, TPHOL, 2009.
DOI : 10.1007/11817963_46

S. Sarkar, P. Sewell, F. Zappa-nardelli, S. Owens, T. Ridge et al., The Semantics of x86-CC Multiprocessor Machine Code, POPL, 2009.

S. Sarkar, P. Sewell, J. Alglave, L. Maranget, and D. Williams, Understanding Power Multiprocessors, PLDI, 2011.
URL : https://hal.archives-ouvertes.fr/hal-01100824

P. Sewell, S. Sarkar, S. Owens, F. Z. Nardelli, and M. O. Myreen, x86-TSO, Communications of the ACM, vol.53, issue.7, pp.89-97, 2010.
DOI : 10.1145/1785414.1785443

D. Shasha and M. Snir, Efficient and correct execution of parallel programs that share memory, ACM Transactions on Programming Languages and Systems, vol.10, issue.2, pp.282-312, 1988.
DOI : 10.1145/42190.42277

Y. Yang, G. Gopalakrishnan, and G. Lindstrom, UMM: an operational memory model specification framework with integrated model checking capability, CCPE, 2007.
DOI : 10.1002/cpe.837

Y. Yang, G. Gopalakrishnan, G. Linstrom, and K. Slind, Nemos: a framework for axiomatic and executable specifications of memory consistency models, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings., 2004.
DOI : 10.1109/IPDPS.2004.1302944