Information-flow models for shared memory with an application to the powerPC architecture, TPDS, 2003. ,
DOI : 10.1109/TPDS.2003.1199067
Generating concurrent test-programs with collisions for multi-processor verification, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002., 2002. ,
DOI : 10.1109/HLDVT.2002.1224432
Shared memory consistency models: a tutorial, Computer, vol.29, issue.12, pp.66-76, 1995. ,
DOI : 10.1109/2.546611
The power of processor consistency, Proceedings of the fifth annual ACM symposium on Parallel algorithms and architectures , SPAA '93, 1993. ,
DOI : 10.1145/165231.165264
A Shared Memory Poetics, 2010. ,
The semantics of power and ARM multiprocessor machine code, Proceedings of the 4th workshop on Declarative aspects of multicore programming, DAMP '09, 2009. ,
DOI : 10.1145/1481839.1481842
Fences in Weak Memory Models, CAV, 2010. ,
DOI : 10.1007/978-3-642-14295-6_25
URL : https://hal.archives-ouvertes.fr/hal-01100859
Memory Model = Instruction Reordering + Store Atomicity, ISCA. IEEE Computer Society, 2006. ,
Coq'Art, EATCS Texts in Theoretical Computer Science, 2004. ,
URL : https://hal.archives-ouvertes.fr/hal-00344237
Foundations of the C++ Concurrency Memory Model, PLDI, 2008. ,
Effective Program Verification for Relaxed Memory Models, CAV, 2008. ,
DOI : 10.1007/978-3-540-70545-1_12
The complexity of verifying memory coherence, Proceedings of the fifteenth annual ACM symposium on Parallel algorithms and architectures , SPAA '03, 2003. ,
DOI : 10.1145/777412.777457
Reasoning About Parallel Architectures, 1992. ,
TSOtool, ISCA, 2004. ,
DOI : 10.1145/1028176.1006710
Weak memory consistency models part I: Definitions and comparisons, 1998. ,
How to make a correct multiprocess program execute correctly on a multiprocessor, IEEE Transactions on Computers, vol.46, issue.7, pp.779-782, 1979. ,
DOI : 10.1109/12.599898
Race-free interconnection networks and multiprocessor consistency, ACM SIGARCH Computer Architecture News, vol.19, issue.3, pp.106-115, 1991. ,
DOI : 10.1145/115953.115964
The Java Memory Model, POPL, 2005. ,
A Better x86 Memory Model: x86-TSO, TPHOL, 2009. ,
DOI : 10.1007/11817963_46
The Semantics of x86-CC Multiprocessor Machine Code, POPL, 2009. ,
Understanding Power Multiprocessors, PLDI, 2011. ,
URL : https://hal.archives-ouvertes.fr/hal-01100824
x86-TSO, Communications of the ACM, vol.53, issue.7, pp.89-97, 2010. ,
DOI : 10.1145/1785414.1785443
Efficient and correct execution of parallel programs that share memory, ACM Transactions on Programming Languages and Systems, vol.10, issue.2, pp.282-312, 1988. ,
DOI : 10.1145/42190.42277
UMM: an operational memory model specification framework with integrated model checking capability, CCPE, 2007. ,
DOI : 10.1002/cpe.837
Nemos: a framework for axiomatic and executable specifications of memory consistency models, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings., 2004. ,
DOI : 10.1109/IPDPS.2004.1302944